A Power Supply Rejection Compensated External Capacitor-Less Low Drop-Out Regulator
- Title
- A Power Supply Rejection Compensated External Capacitor-Less Low Drop-Out Regulator
- Author
- 노정진
- Keywords
- external capacitor-less LDO; power management integrated circuit (PMIC); PSR compensated LDO
- Issue Date
- 2019-10
- Publisher
- Institute of Electrical and Electronics Engineers Inc.
- Citation
- Proceedings - 2019 International SoC Design Conference, ISOCC 2019, article no. 9027699, Page. 54-55
- Abstract
- This paper presents a compensation technique for a power supply rejection (PSR) improved external capacitor-less low drop-out (LDO) regulator. A replica circuit is used to cancel the power supply noise generated by the gate-source parasitic capacitor of the pass transistor. This design was fabricated in a 0.18 μm bipolar-CMOS-DMOS (BCD) technology with a power supply of 1.8 V. The active core chip area is 0.023 mm2, and the entire proposed LDO consumes 65 μA of quiescent current. It has a drop-out voltage of 200 mV, and the maximum load current is 60 mA. The measured PSR has a maximum-22 dB enhancement compared with a conventional uncompensated LDO when delivering a current of 60 mA. © 2019 IEEE.
- URI
- https://ieeexplore.ieee.org/document/9027699https://repository.hanyang.ac.kr/handle/20.500.11754/183444
- ISSN
- 2163-9612
- DOI
- 10.1109/ISOCC47750.2019.9027699
- Appears in Collections:
- COLLEGE OF ENGINEERING SCIENCES[E](공학대학) > ELECTRICAL ENGINEERING(전자공학부) > Articles
- Files in This Item:
There are no files associated with this item.
- Export
- RIS (EndNote)
- XLS (Excel)
- XML