On-Chip Support for NoC-Based SoC Debugging
- Title
- On-Chip Support for NoC-Based SoC Debugging
- Author
- 박성주
- Keywords
- Design-for-debug (DfD); design-for-testability (DfT); digital system testing; network-on-chip (NoC); system-on-chip (SoC)
- Issue Date
- 2010-07
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- Citation
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, v. 57, NO. 7, article no. 5371852, Page. 1608-1617
- Abstract
- This paper presents a design-for-debug (DfD) technique for network-on-chip (NoC)-based system-on-chips (SoCs). We present a test wrapper and, a test and debug interface unit. They enable data transfer between a tester/debugger and a core-under-test (CUT) or -debug (CUD) through the available NoC to facilitate test and debug. We also present a novel core debug supporting logic to enable transaction-and scan-based debug operations. The basic operations supported by our scheme include event processing, stop/run/single-step and selective storage of debug information such as current state, time, and debug event indication. This allows internal visibility and control into core operations. Experimental results show that single and multiple stepping through transactions are feasible with moderately low area overhead.
- URI
- https://ieeexplore.ieee.org/document/5371852https://repository.hanyang.ac.kr/handle/20.500.11754/185658
- ISSN
- 1549-8328;1558-0806
- DOI
- 10.1109/TCSI.2009.2034887
- Appears in Collections:
- COLLEGE OF COMPUTING[E](소프트웨어융합대학) > COMPUTER SCIENCE(소프트웨어학부) > Articles
- Files in This Item:
There are no files associated with this item.
- Export
- RIS (EndNote)
- XLS (Excel)
- XML