Bit Error Floor of MPSK in the Presence of Phase Error
- Title
- Bit Error Floor of MPSK in the Presence of Phase Error
- Author
- 윤동원
- Keywords
- Bit error floor; channel estimation; M-ary phase-shift keying (MPSK); phase error; phase-locked loop (PLL)
- Issue Date
- 2016-05
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- Citation
- IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, v. 65, NO 5, Page. 3782-3786
- Abstract
- In mobile communication systems, one of the most significant factors of the bit-error-rate (BER) performance degradation of M-ary phase-shift keying (MPSK) is random phase error caused by phase-locked loop (PLL) or imperfect channel estimation. For high-signal-to-noise-power-ratio (SNR) regions, the effect of random phase error on BER performance becomes dominant and results in an irreducible BER called the bit error floor. In this paper, we derive a bit error floor expression of Gray-coded MPSK when random phase error exists and show that the bit error floor in fading channels converges to the bit error floor in additive white Gaussian noise (AWGN) channels. The derived expression is simple and accurate in the error floor region; hence, it can offer a convenient way to calculate the irreducible BER of MPSK in the presence of phase error.
- URI
- http://ieeexplore.ieee.org/document/7112531/http://hdl.handle.net/20.500.11754/54059
- ISSN
- 0018-9545; 1939-9359
- DOI
- 10.1109/TVT.2015.2437792
- Appears in Collections:
- COLLEGE OF ENGINEERING[S](공과대학) > ELECTRONIC ENGINEERING(융합전자공학부) > Articles
- Files in This Item:
There are no files associated with this item.
- Export
- RIS (EndNote)
- XLS (Excel)
- XML