157 0

Full metadata record

DC FieldValueLanguage
dc.contributor.author심종인-
dc.date.accessioned2023-07-21T02:37:48Z-
dc.date.available2023-07-21T02:37:48Z-
dc.date.issued2002-06-
dc.identifier.citationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v. 21, NO. 6, article no. PII S0278-0070(02)04704-8, Page. 723-730-
dc.identifier.issn0278-0070;1937-4151-
dc.identifier.urihttps://ieeexplore.ieee.org/document/1004316/en_US
dc.identifier.urihttps://repository.hanyang.ac.kr/handle/20.500.11754/184083-
dc.description.abstractToday's high-speed,very large scale integration interconnects are becoming inductively dominated (moderate Q) resistance-inductance-capacitance (RLC) transmission lines. The time-domain system responses of RLC interconnect lines driving load capacitances cannot be accurately represented by using a finite number of poles with exception for a particular case of RC-time-constant-dominant (low Q) RLC systems. In this paper, a new traveling-wave-based waveform approximation technique is presented. The method suggests that a steady-state traveling wave is approximately determined by a three-pole approximation technique. Then the time-domain response of the system can be accurately determined by using the traveling waves that are modeled by multiple reflections. The signal delay models of the RLC interconnect lines are derived as a closed form. The technique is verified by varying the source resistance, load impedance, and transmission line circuit model parameters of several RLC lines. The results show excellent agreement with HSPICE simulation results. That is, approximately 5% error in a 50% delay calculation can be achieved.-
dc.description.sponsorshipManuscript received March 9, 2001; revised November 9, 2001. This work was supported in part by the Center for Electronic Packaging Material, Korea Science and Engineering Foundation. This paper was recommended by Associate Editor K. Mayaram.-
dc.languageen-
dc.publisherInstitute of Electrical and Electronics Engineers-
dc.subjectsignal delay-
dc.subjectsignal integrity-
dc.subjectsystem pole-
dc.subjecttransmission line-
dc.subjecttraveling wave-
dc.subjectVLSI interconnect-
dc.titleA traveling-wave-based waveform approximation technique for the timing verification of single transmission lines-
dc.typeArticle-
dc.relation.no6-
dc.relation.volume21-
dc.identifier.doi10.1109/TCAD.2002.1004316-
dc.relation.page723-730-
dc.relation.journalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems-
dc.contributor.googleauthorEo, Yungseon-
dc.contributor.googleauthorShim, Jongin-
dc.contributor.googleauthorEisenstadt, William R.-
dc.sector.campusE-
dc.sector.daehak과학기술융합대학-
dc.sector.department나노광전자학과-
dc.identifier.pidjishim-
dc.identifier.articlePII S0278-0070(02)04704-8-


qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE