225 223

Full metadata record

DC FieldValueLanguage
dc.contributor.author송윤흡-
dc.date.accessioned2022-05-25T01:13:56Z-
dc.date.available2022-05-25T01:13:56Z-
dc.date.issued2020-10-
dc.identifier.citationELECTRONICS, v. 9, no. 11, article no. 1775en_US
dc.identifier.issn2079-9292-
dc.identifier.urihttps://www.mdpi.com/2079-9292/9/11/1775-
dc.identifier.urihttps://repository.hanyang.ac.kr/handle/20.500.11754/171153-
dc.description.abstractIn this paper, we investigated the cell-to-cell interference in scaled-down 3D NAND flash memory by using a Technology Computer-Aided Design (TCAD) simulation. The fundamental cause of cell-to-cell interference is that the electric field crowding point is changed by the programmed adjacent cell so that the electric field is not sufficiently directed to the channel surface. Therefore, the channel concentration of the selected cell is changed, leading to a V-th shift. Furthermore, this phenomenon occurs more severely when the selected cell is in an erased state rather than in a programmed state. In addition, it was confirmed that the cell-to-cell interference by the programmed WLn+1 is more severe than that of WLn-1 due to the degradation of the effective mobility effect. To solve this fundamental problem, a new read scheme is proposed. Through TCAD simulation, the cell-to-cell interference was alleviated with a bias having a Delta V of 1.5 V from V-read through an optimization process to have appropriate bias conditions in three ways that are suitable for each pattern. As a result, this scheme narrowed the V-th shift of 67.5% for erased cells and narrowed the V-th shift of 70% for programmed cells. The proposed scheme is one way to solve the cell-to-cell interference that may occur as the cell-to-cell distance decreases for a high stacked 3D NAND structure.en_US
dc.description.sponsorshipThis research was supported by the Ministry of Trade, Industry & Energy (MOTIE (project number 20003808)) and Korea Semiconductor Research Consortium (KSRC) support program for the development of the future semiconductor device. Also, the EDA tool was supported by the IC Design Education Center (IDEC), Korea.en_US
dc.language.isoenen_US
dc.publisherMDPIen_US
dc.subjectscaled-downen_US
dc.subject3D NAND flash memoryen_US
dc.subjectjunction-less channelen_US
dc.subjectcell-to-cell interferenceen_US
dc.titleA New Read Scheme for Alleviating Cell-to-Cell Interference in Scaled-Down 3D NAND Flash Memoryen_US
dc.typeArticleen_US
dc.relation.no11-
dc.relation.volume9-
dc.identifier.doi10.3390/electronics9111775-
dc.relation.page1-9-
dc.relation.journalELECTRONICS-
dc.contributor.googleauthorSim, Jae-Min-
dc.contributor.googleauthorKang, Myounggon-
dc.contributor.googleauthorSong, Yun-Heub-
dc.relation.code2020049669-
dc.sector.campusS-
dc.sector.daehakCOLLEGE OF ENGINEERING[S]-
dc.sector.departmentSCHOOL OF ELECTRONIC ENGINEERING-
dc.identifier.pidyhsong2008-


qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE