216 0

Full metadata record

DC FieldValueLanguage
dc.contributor.author신동준-
dc.date.accessioned2021-09-08T00:30:05Z-
dc.date.available2021-09-08T00:30:05Z-
dc.date.issued2020-03-
dc.identifier.citationIEEE TRANSACTIONS ON COMMUNICATIONS, v. 68, no. 3, page. 1344-1357en_US
dc.identifier.issn0090-6778-
dc.identifier.issn1558-0857-
dc.identifier.urihttps://ieeexplore.ieee.org/document/8922716-
dc.identifier.urihttps://repository.hanyang.ac.kr/handle/20.500.11754/164939-
dc.description.abstractIrregular quasi-cyclic (QC) low-density parity-check (LDPC) codes with the block dual-diagonal (BDD) parity structure are widely adopted in many communication standards because the BDD structure supports an efficient encoding and many degree-2 variable nodes inside are adequate for the construction of mid- to high-rate codes. However, we observe that low-rate irregular QC LDPC codes with the BDD parity structure inherently contain too many degree-2 variable nodes and suffer from error floors in high signal-to-noise ratio (SNR) region. In this paper, a generalized BDD structure including double-weight circulants as well as circulant permutation matrices is proposed for low-rate irregular QC LDPC codes with low error floors which is achieved with a little bit giving up error performance in the waterfall region. When constructing the parity part of a code with the generalized BDD structure, the portion of double-weight circulants is variable so that the resulting LDPC code can achieve a desired degree distribution including degrees 2 and 3 while supporting the efficient encoding. We show that low-rate QC LDPC codes constructed with the proposed BDD structure have better theoretical properties and lower error floor than those with the conventional BDD structure.en_US
dc.description.sponsorshipThis research was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education (NRF-2018R1D1A1B07051108). This article was presented in part at the 2012 IEEE International Symposium on Information Theory (ISIT). The associate editor coordinating the review of this article and approving it for publication was L. Chen.en_US
dc.language.isoenen_US
dc.publisherIEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INCen_US
dc.subjectBlock dual-diagonal (BDD) structureen_US
dc.subjectcirculant matricesen_US
dc.subjectefficient encodingen_US
dc.subjecterror flooren_US
dc.subjectgirthen_US
dc.subjectminimum Hamming distanceen_US
dc.subjectprotographen_US
dc.subjectquasi-cyclic (QC) low-density parity-check (LDPC) codesen_US
dc.titleVariable-Weight Block Dual-Diagonal Structure for Low-Rate QC LDPC Codes with Low Error Floorsen_US
dc.typeArticleen_US
dc.identifier.doi10.1109/TCOMM.2019.2957474-
dc.relation.page1344-1357-
dc.relation.journalIEEE TRANSACTIONS ON COMMUNICATIONS-
dc.contributor.googleauthorPark, Hosung-
dc.contributor.googleauthorKwak, Hee-Youl-
dc.contributor.googleauthorHong, Seokbeom-
dc.contributor.googleauthorNo, Jong-Seon-
dc.contributor.googleauthorShin, Dong-Joon-
dc.relation.code2020051436-
dc.sector.campusS-
dc.sector.daehakCOLLEGE OF ENGINEERING[S]-
dc.sector.departmentDEPARTMENT OF ELECTRONIC ENGINEERING-
dc.identifier.piddjshin-
dc.identifier.orcidhttps://orcid.org/0000-0002-5017-5314-
Appears in Collections:
COLLEGE OF ENGINEERING[S](공과대학) > ELECTRONIC ENGINEERING(융합전자공학부) > Articles
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML


qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE