219 0

Full metadata record

DC FieldValueLanguage
dc.contributor.author김태환-
dc.date.accessioned2020-10-20T01:15:19Z-
dc.date.available2020-10-20T01:15:19Z-
dc.date.issued2019-10-
dc.identifier.citationJOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, v. 19, no. 10, Page. 6202-6205en_US
dc.identifier.issn1533-4880-
dc.identifier.issn1533-4899-
dc.identifier.urihttps://www.ingentaconnect.com/content/asp/jnn/2019/00000019/00000010/art00039;jsessionid=6jqqbc3halnnf.x-ic-live-01-
dc.identifier.urihttps://repository.hanyang.ac.kr/handle/20.500.11754/154664-
dc.description.abstractPolysilicon is commonly used as the channel in three-dimensional (3D) NAND flash memory devices. However, degradation of device performance due to grain boundary traps in the channel is a major issue. The saturation on-current level, threshold voltage (V-th), and electron density of 3D NAND flash memory devices with randomly generated grain boundaries were investigated by using three-dimensional technology computer-aided design (TCAD) simulation. The device performance tended to degrade with an increasing number of grains, and the direction of the grains significantly affected the device performance. The large decrease in the electron density of the channel region due to the direction of the grains can be explained according to the formation of the depletion region.en_US
dc.description.sponsorshipThis research was supported by the Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science and Technology (2016R1A2A1A05005502). This work was supported by IDEC (EDA Tool, MPW).en_US
dc.language.isoenen_US
dc.publisherAMER SCIENTIFIC PUBLISHERSen_US
dc.subjectVertical NAND Flash Memoryen_US
dc.subjectPolysilicon Channelen_US
dc.subjectCharge Trapping Layeren_US
dc.subjectThreshold Voltage Shiften_US
dc.titleEffects of Grain Size on the Electrical Characteristics of Three-Dimensional NAND Flash Memory Devicesen_US
dc.typeArticleen_US
dc.relation.no10-
dc.relation.volume19-
dc.identifier.doi10.1166/jnn.2019.17015-
dc.relation.page6202-6205-
dc.relation.journalJOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY-
dc.contributor.googleauthorLee, Jun Gyu-
dc.contributor.googleauthorKim, Tae Whan-
dc.relation.code2019037685-
dc.sector.campusS-
dc.sector.daehakCOLLEGE OF ENGINEERING[S]-
dc.sector.departmentDEPARTMENT OF ELECTRONIC ENGINEERING-
dc.identifier.pidtwk-
Appears in Collections:
COLLEGE OF ENGINEERING[S](공과대학) > ELECTRONIC ENGINEERING(융합전자공학부) > Articles
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML


qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE