671 0

Full metadata record

DC FieldValueLanguage
dc.contributor.author유창식-
dc.date.accessioned2019-10-10T04:39:43Z-
dc.date.available2019-10-10T04:39:43Z-
dc.date.issued2019-04-
dc.identifier.citationJOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, v. 19, NO 2, Page. 220-225en_US
dc.identifier.issn1598-1657-
dc.identifier.issn2233-4866-
dc.identifier.urihttp://www.dbpia.co.kr/journal/articleDetail?nodeId=NODE08007003&language=ko_KR-
dc.identifier.urihttps://repository.hanyang.ac.kr/handle/20.500.11754/110946-
dc.description.abstractA DC-offset of a continuous-time linear equalizer (CTLE) is cancelled by an analog offset canceller (OFC). The bandwidth (BW) of the OFC is designed to be 10-kHz not to affect the received signal integrity. The BW of the OFC set by an active-RC integrator is lowered by increasing the effective resistance through pulse width modulation (PWM). The input offset of the OFC itself is removed by employing chopping technique. The offset-cancelled CTLE is applied to a four-channel 12-Gb/s wireline receiver compliant with the high-definition multimedia interface (HDMI) version 2.1 standard. The 12-Gb/s wireline receiver has been implemented in a 28-nm CMOS process. The eye opening for the bit-error rate (BER) smaller than 10(-12) becomes larger than 0.26 unit-interval (U1) with the OFC while the BER is always larger than 10(-12) without the OFC.en_US
dc.description.sponsorshipThis work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MSIP) (NRF-2016R1D1A1B03930310). The CAD tools were provided by the IC Design Education Center (IDEC), Korea.en_US
dc.language.isoenen_US
dc.publisherIEEK PUBLICATION CENTERen_US
dc.subjectContinuous-time linear equalizer (CTLE)en_US
dc.subjectoffset cancellationen_US
dc.subjectchoppingen_US
dc.subjectpulse width modulation (PWM)en_US
dc.subjectCMOSen_US
dc.titleA 12-Gb/s continuous-time linear equalizer with offset cancelleren_US
dc.typeArticleen_US
dc.relation.no2-
dc.relation.volume19-
dc.identifier.doi10.5573/JSTS.2019.19.2.220-
dc.relation.page220-225-
dc.relation.journalJOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE-
dc.contributor.googleauthorLim, Baekjin-
dc.contributor.googleauthorYoo, Changsik-
dc.relation.code2019038164-
dc.sector.campusS-
dc.sector.daehakCOLLEGE OF ENGINEERING[S]-
dc.sector.departmentDEPARTMENT OF ELECTRONIC ENGINEERING-
dc.identifier.pidcsyoo-
Appears in Collections:
COLLEGE OF ENGINEERING[S](공과대학) > ELECTRONIC ENGINEERING(융합전자공학부) > Articles
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML


qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE