A hardware-effective digital decimation filter implementation used in a 16-bit delta-sigma A/D converter for audio application is descrivbed. The digital decimation filter uses multi-stage multi-rate signal processing to relax the filter design. Since the multipliers are the most hardware consuming usage. This implementation is well suited for VLSI and can be applied to many other high resolution delta-sigma ADC