A Scan Cell Design for Scan-Based Debugging of an SoC With Multiple Clock Domains
- Title
- A Scan Cell Design for Scan-Based Debugging of an SoC With Multiple Clock Domains
- Author
- 박성주
- Keywords
- Design-for-debug (DfD); online debug; scan-based debug; scan design; system-on-a-chip (SoC) debugging
- Issue Date
- 2010-07
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- Citation
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v. 57, NO. 7, article no. 5510052, Page. 561-565
- Abstract
- This brief presents a design-for-debug technique for a system-on-a-chip with multiple clock domains. We describe the debugging limitations that can exist between different clock domains when performing a scan-based debug methodology and then propose a scan cell and debug control logic to address those limitations. The proposed scan cell is designed to hold and shift the current or the previous state and support online debug. The debug control logic optimizes a core test infrastructure such as the IEEE 1500 test wrapper to minimize area overhead.
- URI
- https://ieeexplore.ieee.org/document/5510052https://repository.hanyang.ac.kr/handle/20.500.11754/185659
- ISSN
- 1549-7747;1558-3791
- DOI
- 10.1109/TCSII.2010.2049923
- Appears in Collections:
- COLLEGE OF COMPUTING[E](소프트웨어융합대학) > COMPUTER SCIENCE(소프트웨어학부) > Articles
- Files in This Item:
There are no files associated with this item.
- Export
- RIS (EndNote)
- XLS (Excel)
- XML