Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 어영선 | - |
dc.date.accessioned | 2021-04-27T01:23:32Z | - |
dc.date.available | 2021-04-27T01:23:32Z | - |
dc.date.issued | 2000-05 | - |
dc.identifier.citation | IEEE Transactions on Advanced Packaging, v. 23, issue. 2, page. 303-312 | en_US |
dc.identifier.issn | 1557-9980 | - |
dc.identifier.issn | 1521-3323 | - |
dc.identifier.uri | https://ieeexplore.ieee.org/document/846649?arnumber=846649&SID=EBSCO:edseee | - |
dc.identifier.uri | https://repository.hanyang.ac.kr/handle/20.500.11754/161727 | - |
dc.description.abstract | A new simple but accurate simultaneous-switching-noise (SSN) model for complementary metal-oxide-semiconductor (CMOS) integrated circuit (IC) package design was developed. Since the model is based on the sub-micron metal-oxide-semiconductor (MOS) device model, it can predict the SSN for today's sub-micron-based very large scale integration (VLSI) circuits. In order to derive the SSN model, the ground path current is determined by taking into account all the circuit components such as the transistor resistance, lead inductance, load capacitance, and oscillation frequency of the noise signal. Since the current slew rate is not constant during the device switching, a rigorous analysis to determine the current slew rate was performed. Then a new simple but accurate closed-form SSN model was developed by accurately determining current slew rate for SSN with the alpha-power-law of a sub-micron transistor drain current. The derived SSN model implicitly includes all the critical circuit performance and package parameters. The model is verified with the general-purpose circuit simulator, HSPICE. The model shows an excellent agreement with simulation even in the worst case (i.e., within a 10% margin of error but normally within a 5% margin of error). A package design methodology is presented by using the developed model. | en_US |
dc.language.iso | en_US | en_US |
dc.publisher | IEEE | en_US |
dc.subject | Semiconductor device modeling | en_US |
dc.subject | Integrated circuit modeling | en_US |
dc.subject | CMOS integrated circuits | en_US |
dc.subject | Predictive models | en_US |
dc.subject | Very large scale integration | en_US |
dc.subject | Circuit simulation | en_US |
dc.subject | Integrated circuit noise | en_US |
dc.subject | Integrated circuit packaging | en_US |
dc.subject | Inductance | en_US |
dc.subject | Capacitance | en_US |
dc.title | New Simultaneous Switching Noise Analysis and Modeling for High-Speed and High-Density CMOS IC Package Design | en_US |
dc.type | Article | en_US |
dc.identifier.doi | 10.1109/6040.846649 | - |
dc.relation.journal | IEEE TRANSACTIONS ON ADVANCED PACKAGING | - |
dc.contributor.googleauthor | W.R., Eisenstadt | - |
dc.contributor.googleauthor | Jeong, Ju Young | - |
dc.contributor.googleauthor | Kwon, Oh-Kyong | - |
dc.contributor.googleauthor | Eo, Yungseon | - |
dc.relation.code | 2009203845 | - |
dc.sector.campus | E | - |
dc.sector.daehak | COLLEGE OF ENGINEERING SCIENCES[E] | - |
dc.sector.department | DIVISION OF ELECTRICAL ENGINEERING | - |
dc.identifier.pid | eo | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.