Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 유창식 | - |
dc.date.accessioned | 2020-11-12T02:39:18Z | - |
dc.date.available | 2020-11-12T02:39:18Z | - |
dc.date.issued | 2019-11 | - |
dc.identifier.citation | 2019 IEEE Asian Solid-State Circuits Conference (A-SSCC), Page. 45-48 | en_US |
dc.identifier.isbn | 978-1-7281-5106-9 | - |
dc.identifier.uri | https://ieeexplore.ieee.org/document/9056901 | - |
dc.identifier.uri | https://repository.hanyang.ac.kr/handle/20.500.11754/155461 | - |
dc.description.abstract | The number of enabled power transistors and their ON-time of a digital low-dropout (LDO) regulator are controlled by a time-based controller. By the time-based controller consisting of two voltage-controlled oscillators (VCO) and a phase-detecting switch driver, the effective number of enabled power transistors and therefore their strength can be fractionally controlled. The transient response is greatly improved by a transient detector which selectively disables one of the two VCOs during a transient condition. At steady state, the number of switching power transistor is either zero or one, minimizing the ripple of the output voltage. Implemented in a 65 nm CMOS technology, the time-based digital LDO regulator can provide 0.5 ~ 1.1V output from 0.9 ~ 1.2V input. For the maximum load current of 19 mA, the peak current efficiency is 99.3 %. For both the step-up and -down changes of the load current by 3 mA, the voltage level of the output is stabilized in less than 90 ns. | en_US |
dc.description.sponsorship | This work was supported by the Samsung Research Funding & Incubation Center of Samsung Electronics under Project Number SRFC-IT1501-52. The CAD tools were provided by IDEC. | en_US |
dc.language.iso | en | en_US |
dc.publisher | IEEE | en_US |
dc.subject | Low-dropout regulator (LDO) | en_US |
dc.subject | digital LDO | en_US |
dc.subject | time-based control | en_US |
dc.subject | voltage-controlled oscillator (VCO) | en_US |
dc.subject | CMOS | en_US |
dc.title | Time-Based Digital LDO Regualtor with Fractionally Controlled Power Transistor Strength and Fast Transient Response | en_US |
dc.type | Article | en_US |
dc.identifier.doi | 10.1109/A-SSCC47793.2019.9056901 | - |
dc.relation.page | 45-48 | - |
dc.contributor.googleauthor | Kang, Jin-Gyu | - |
dc.contributor.googleauthor | Jeong, Min-Gyu | - |
dc.contributor.googleauthor | Park, Jeongpyo | - |
dc.contributor.googleauthor | Yoo, Changsik | - |
dc.sector.campus | S | - |
dc.sector.daehak | COLLEGE OF ENGINEERING[S] | - |
dc.sector.department | DEPARTMENT OF ELECTRONIC ENGINEERING | - |
dc.identifier.pid | csyoo | - |
dc.identifier.orcid | https://orcid.org/0000-0001-7945-5400 | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.