Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 한재덕 | - |
dc.date.accessioned | 2020-06-10T00:50:04Z | - |
dc.date.available | 2020-06-10T00:50:04Z | - |
dc.date.issued | 2019-07 | - |
dc.identifier.citation | IEEE JOURNAL OF SOLID-STATE CIRCUITS, v. 54, no. 7, Page. 1993-2008 | en_US |
dc.identifier.issn | 0018-9200 | - |
dc.identifier.issn | 1558-173X | - |
dc.identifier.uri | https://ieeexplore.ieee.org/document/8738896 | - |
dc.identifier.uri | https://repository.hanyang.ac.kr/handle/20.500.11754/151533 | - |
dc.description.abstract | A 1.89-GHz bandwidth, 175-kHz resolution spectral analysis system-on-chip (SoC), integrating a subsampling analog-to-digital converter (ADC) frontend with a digital reconstruction backend and implementing a 21 600-point sparse Fourier transform based on the fast Fourier aliasing-based sparse transform (FFAST) algorithm has been co-designed by using the Constructing Hardware in a Scala Embedded Language (Chisel) and Berkeley Analog Generator (BAG) circuit generator frameworks in 16-nm CMOS. Three sets of 25x, 27x, and 32x sub-sampling successive approximation register (SAR) ADCs acquire signal with similar to 5.4-6.3 effective number of bits (ENOB)/slice. The digital backend consists of mixed-radix 864-, 800-, and 675-point fast Fourier transforms (FFTs), a signal location estimator, and a peeling decoder that recovers aliased signals from a sparsely populated spectrum. A single-issue, in-order, fifth-generation reduced instruction set (RISC-V) Rocket processor interacts with the spectrum analyzer for post-processing and calibration. The ADC consumes 49.8 mW with a 3.78-GHz reference clock. At 400 MHz and 0.7-V digital supply voltage (VDD), the Rocket core and the FFAST digital signal processing (DSP) together consume 133.5 mW. | en_US |
dc.description.sponsorship | This work was supported in part by the Defense Advanced Research Projects Agency's Circuit Realization at Faster Timescales (DARPA CRAFT) Program under Grant HR0011-16-C-0052, in part by the National Science Foundation's Graduate Research Fellowship Program under Grant DGE-1106400, in part by the Berkeley Wireless Research Center, and in part by ADEPT (Intel Science and Technology Center for Agile Hardware Design). Any opinions, findings, and conclusions or recommendations expressed in this material are those of the authors and do not necessarily reflect the views of the funding agencies. (Corresponding authors: Woorham Bae; Angie Wang.) | en_US |
dc.language.iso | en | en_US |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | en_US |
dc.subject | Analog-to-digital converters (ADCs) | en_US |
dc.subject | Berkeley Analog Generator (BAG) | en_US |
dc.subject | Constructing Hardware in a Scala Embedded Language (Chisel) | en_US |
dc.subject | fast Fourier transform (FFT) | en_US |
dc.subject | hardware generators | en_US |
dc.subject | fifth-generation reduced instruction set computer (RISC-V) | en_US |
dc.subject | spectrum sensing | en_US |
dc.title | A Real-Time, 1.89-GHz Bandwidth, 175-kHz Resolution Sparse Spectral Analysis RISC-V SoC in 16-nm FinFET | en_US |
dc.type | Article | en_US |
dc.relation.no | 7 | - |
dc.relation.volume | 54 | - |
dc.identifier.doi | 10.1109/JSSC.2019.2913099 | - |
dc.relation.page | 1993-2008 | - |
dc.relation.journal | IEEE JOURNAL OF SOLID-STATE CIRCUITS | - |
dc.contributor.googleauthor | Wang, Angie | - |
dc.contributor.googleauthor | Bae, Woorham | - |
dc.contributor.googleauthor | Han, Jaeduk | - |
dc.contributor.googleauthor | Bailey, Stevo | - |
dc.contributor.googleauthor | Ocal, Orhan | - |
dc.contributor.googleauthor | Rigge, Paul | - |
dc.contributor.googleauthor | Wang, Zhongkai | - |
dc.contributor.googleauthor | Ramchandran, Kannan | - |
dc.contributor.googleauthor | Alon, Elad | - |
dc.contributor.googleauthor | Nikolic, Borivoje | - |
dc.relation.code | 2019001127 | - |
dc.sector.campus | S | - |
dc.sector.daehak | COLLEGE OF ENGINEERING[S] | - |
dc.sector.department | DEPARTMENT OF ELECTRONIC ENGINEERING | - |
dc.identifier.pid | jdhan | - |
dc.identifier.orcid | https://orcid.org/0000-0002-2292-7670 | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.