233 0

Full metadata record

DC FieldValueLanguage
dc.contributor.author최창환-
dc.date.accessioned2019-10-11T01:45:21Z-
dc.date.available2019-10-11T01:45:21Z-
dc.date.issued2019-04-
dc.identifier.citationSOLID-STATE ELECTRONICS, v. 154, Page. 1-6en_US
dc.identifier.issn0038-1101-
dc.identifier.issn1879-2405-
dc.identifier.urihttps://www.sciencedirect.com/science/article/pii/S0038110118303873?via%3Dihub-
dc.identifier.urihttps://repository.hanyang.ac.kr/handle/20.500.11754/110977-
dc.description.abstractIn this study, we have demonstrated 3D fin-structured channel Silicon-On-Insulator (SOI) tunneling field effect transistor (TFET) to enhance transistor on-current (I-on) by reducing leakage current and enhancing gate controllability. By comparing with planar TFET, the subthreshold swing (S.S) value is apparently reduced by similar to 20 mV/dec with increased I-on using fin-typed TFET. Moreover, we have investigated impact of the interfacial layer (IL) modulation on the electrical characteristics of each planar TFET and fin-typed TFET, where IL modulation was performed by adopting modified chemical oxide as well as interface treatment. The IL modulation is substantial on the fin-typed TFET in terms of off leakage current (I-off) as well as threshold voltage instability (Delta V-th) against electrical stress, indicating 3D channel is more sensitive to interface condition. Our results suggest that alternative 3D structure with an appropriate interface treatment might be beneficial to attain better I-on while keeping lower S.S and I-off.en_US
dc.description.sponsorshipThis work was supported by the Future Semiconductor Device Technology Development Program (10080689) funded by MOTIE (Ministry of Trade, Industry & Energy) and KSRC (Korea Semiconductor Research Consortium) as well as the Industrial Technology Innovation Program (10054882, Development of dry cleaning technology for nanoscale patterns) funded by the Ministry of Trade, Industry and Energy (MOTIE, Republic of Korea).en_US
dc.language.isoenen_US
dc.publisherPERGAMON-ELSEVIER SCIENCE LTDen_US
dc.subjectTunneling field effect transistor (TFET)en_US
dc.subjectFin-typed TFETen_US
dc.subjectInterfacial layer (IL)en_US
dc.subjectSubthreshold swing (S.S)en_US
dc.subjectInterface trap (N-it)en_US
dc.titleTunneling field effect transistors (TFETs) with 3D fin-shaped channel structure and their electrical characteristicsen_US
dc.typeArticleen_US
dc.relation.volume154-
dc.identifier.doi10.1016/j.sse.2019.01.003-
dc.relation.page1-6-
dc.relation.journalSOLID-STATE ELECTRONICS-
dc.contributor.googleauthorLim, Donghwan-
dc.contributor.googleauthorHan, Hoonhee-
dc.contributor.googleauthorChoi, Changhwan-
dc.relation.code2019000260-
dc.sector.campusS-
dc.sector.daehakCOLLEGE OF ENGINEERING[S]-
dc.sector.departmentDIVISION OF MATERIALS SCIENCE AND ENGINEERING-
dc.identifier.pidcchoi-
Appears in Collections:
COLLEGE OF ENGINEERING[S](공과대학) > MATERIALS SCIENCE AND ENGINEERING(신소재공학부) > Articles
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML


qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE