A novel bit flipping decoder for systematic LDPC codes
- Title
- A novel bit flipping decoder for systematic LDPC codes
- Author
- 신동준
- Keywords
- bit flipping; CRC; low-power LDPC decoder; normalized minsum algorithm
- Issue Date
- 2017-01
- Publisher
- IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG
- Citation
- IEICE ELECTRONICS EXPRESS, v. 14, no. 2
- Abstract
- In this letter, a novel bit flipping decoding of systematic LDPC codes is proposed. Unsuccessfully decoded codeword is efficiently redecoded by the candidate information bit flipping (CIBF) decoder using cyclic redundancy check (CRC) information at the end of each iteration. We adopt the CIBF decoder to the LDPC decoding additionally and that makes it possible to reduce the power consumption up to 12.7% because of the reduced average number of iterations and to improve the frame error rate (FER) performance. Based on the hardware cost analysis in the CMOS cell library, the additional hardware cost of the CIBF decoder is negligible compared with the conventional LDPC decoder.
- URI
- https://www.jstage.jst.go.jp/article/elex/14/2/14_13.20161100/_articlehttps://repository.hanyang.ac.kr/handle/20.500.11754/105586
- ISSN
- 1349-2543
- DOI
- 10.1587/elex.13.20161100
- Appears in Collections:
- COLLEGE OF ENGINEERING[S](공과대학) > ELECTRONIC ENGINEERING(융합전자공학부) > Articles
- Files in This Item:
There are no files associated with this item.
- Export
- RIS (EndNote)
- XLS (Excel)
- XML