Repository at Hanyang UniversityCOLLEGE OF ENGINEERING SCIENCES[E](공학대학)ELECTRICAL ENGINEERING(전자공학부)Articles
236
0
Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | 신현철 | - |
| dc.date.accessioned | 2019-05-14T06:36:03Z | - |
| dc.date.available | 2019-05-14T06:36:03Z | - |
| dc.date.issued | 2009-11 | - |
| dc.identifier.citation | 대한전자공학회 2009년 정기총회 및 추계종합학술대회, Page. 87-88 | en_US |
| dc.identifier.uri | http://www.dbpia.co.kr/Journal/ArticleDetail/NODE01593199 | - |
| dc.identifier.uri | https://repository.hanyang.ac.kr/handle/20.500.11754/104219 | - |
| dc.description.abstract | In this paper, we propose a new cooling schedule for placement of Field Programmable Gate Array (FPGA) by using Simulated Annealing. By using the proposed cooling schedule, we obtain improved results, when compared to those of Versatile Place and Route (VPR). Experiment results shows that cost and move number were reduced by 0.3%, 22.8% respectively. | en_US |
| dc.language.iso | ko_KR | en_US |
| dc.publisher | 대한전자공학회 | en_US |
| dc.title | Simulated Annealing을 이용한 FPGA 배치에서의 cooling 계획 | en_US |
| dc.title.alternative | Cooling schedule for FPGA Placement using Simulated Annealing | en_US |
| dc.type | Article | en_US |
| dc.relation.page | 1-2 | - |
| dc.contributor.googleauthor | 김예나 | - |
| dc.contributor.googleauthor | 고한규 | - |
| dc.contributor.googleauthor | 임유수 | - |
| dc.contributor.googleauthor | 신현철 | - |
| dc.sector.campus | E | - |
| dc.sector.daehak | COLLEGE OF ENGINEERING SCIENCES[E] | - |
| dc.sector.department | DIVISION OF ELECTRICAL ENGINEERING | - |
| dc.identifier.pid | shin | - |
- Appears in Collections:
- COLLEGE OF ENGINEERING SCIENCES[E](공학대학) > ELECTRICAL ENGINEERING(전자공학부) > Articles
- Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
