206 0

Dynamic power management for embedded processors in system-on-chip designs

Title
Dynamic power management for embedded processors in system-on-chip designs
Author
정기석
Keywords
low-power electronics; system-on-chip; integrated circuit design
Issue Date
2014-08
Publisher
IET(Institution of Electrical Engineers)
Citation
Electronics letters, 2014 , 50(18), p.1309-U155
Abstract
Dynamic power management (DPM), which exploits low-power states of the target device, has been a key research issue to overcome the limited battery life of mobile devices. For efficient power management, today's power management unit in a system-on-chip for mobile devices supports multiple low-power states for embedded processors. Unfortunately, the DPM policies implemented in modern operating systems are not appropriate for processors because they may not understand the idleness of the processor accurately. There may be significant performance degradation if the DPM policy module misunderstands that the processor is idle even when there are many interrupt requests to handle. A novel DPM scheme for embedded processors considering the system response time as well as power reduction is proposed. Experimental results show that the proposed DPM policy achieves performance improvement by up to 25% compared to a conventional DPM policy with a similar amount of power reduction.
URI
http://ieeexplore.ieee.org/document/6888577/http://hdl.handle.net/20.500.11754/48086
ISSN
0013-5194; 1350-911X
DOI
10.1049/el.2014.1374
Appears in Collections:
COLLEGE OF ENGINEERING[S](공과대학) > ELECTRONIC ENGINEERING(융합전자공학부) > Articles
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML


qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE