Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 원유집 | - |
dc.date.accessioned | 2016-09-23T01:22:13Z | - |
dc.date.available | 2016-09-23T01:22:13Z | - |
dc.date.issued | 2015-03 | - |
dc.identifier.citation | ACM TRANSACTIONS ON STORAGE, v. 11, NO 2, Page. 1-24 | en_US |
dc.identifier.issn | 1553-3077 | - |
dc.identifier.issn | 1553-3093 | - |
dc.identifier.uri | http://dl.acm.org/citation.cfm?id=2644818 | - |
dc.identifier.uri | http://hdl.handle.net/20.500.11754/23299 | - |
dc.description.abstract | In this work, we studied the energy consumption characteristics of various SSD design parameters. We developed an accurate energy consumption model for SSDs that computes aggregate, as well as component-specific, energy consumption of SSDs in sub-msec time scale. In our study, we used five different FTLs (page mapping, DFTL, block mapping, and two different hybrid mappings) and four different channel configurations (two, four, eight, and 16 channels) under seven different workloads (from large-scale enterprise systems to small-scale desktop applications) in a combinatorial manner. For each combination of the aforementioned parameters, we examined the energy consumption for individual hardware components of an SSD (micro-controller, DRAM, NAND flash, and host interface). The following are some of our findings. First, DFTL is the most energy-efficient address-mapping scheme among the five FTLs we tested due to its good write amplification and small DRAM footprint. Second, a significant fraction of energy is being consumed by idle flash chips waiting for the completion of NAND operations in the other channels. FTL should be designed to fully exploit the internal parallelism so that energy consumption by idle chips is minimized. Third, as a means to increase the internal parallelism, increasing way parallelism (the number of flash chips in a channel) is more effective than increasing channel parallelism in terms of peak energy consumption, performance, and hardware complexity. Fourth, in designing high-performance and energy-efficient SSDs, channel switching delay, way switching delay, and page write latency need to be incorporated in an integrated manner to determine the optimal configuration of internal parallelism. | en_US |
dc.description.sponsorship | This work is sponsored by IT R&D program MKE/KEIT [No. 10035202, Large Scale hyper-MLC SSD Technology Development] and by the MSIP (Ministry of Science, ICT & Future Planning), Korea, under the ITRC (Information Technology Research Center) support program (NIPA-2014-H0301-14-1017) supervised by the NIPA (National IT Industry Promotion Agency). | en_US |
dc.language.iso | en | en_US |
dc.publisher | ASSOC COMPUTING MACHINERY | en_US |
dc.subject | Design | en_US |
dc.subject | Measurement | en_US |
dc.subject | SSD | en_US |
dc.subject | NAND flash | en_US |
dc.subject | energy consumption | en_US |
dc.subject | FTL | en_US |
dc.subject | parallelism | en_US |
dc.subject | simulator | en_US |
dc.title | Design Tradeoffs of SSDs: From Energy Consumption's Perspective | en_US |
dc.type | Article | en_US |
dc.relation.no | 2 | - |
dc.relation.volume | 11 | - |
dc.identifier.doi | 10.1145/2644818 | - |
dc.relation.page | 1-24 | - |
dc.relation.journal | ACM TRANSACTIONS ON STORAGE | - |
dc.contributor.googleauthor | Cho, SeokHei | - |
dc.contributor.googleauthor | Park, Changhyun | - |
dc.contributor.googleauthor | Won, Youjip | - |
dc.contributor.googleauthor | Kang, Sooyoung | - |
dc.contributor.googleauthor | Cha, Jaehyuk | - |
dc.contributor.googleauthor | Yoon, Sungroh | - |
dc.contributor.googleauthor | Choi, Jongmoo | - |
dc.relation.code | 2015006139 | - |
dc.sector.campus | S | - |
dc.sector.daehak | COLLEGE OF ENGINEERING[S] | - |
dc.sector.department | DEPARTMENT OF COMPUTER SCIENCE | - |
dc.identifier.pid | yjwon | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.