Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.advisor | Baeg, Sanghyeon | - |
dc.contributor.author | 홍민상 | - |
dc.date.accessioned | 2020-02-18T01:07:59Z | - |
dc.date.available | 2020-02-18T01:07:59Z | - |
dc.date.issued | 2016-08 | - |
dc.identifier.uri | https://repository.hanyang.ac.kr/handle/20.500.11754/125585 | - |
dc.identifier.uri | http://hanyang.dcollection.net/common/orgView/200000429213 | en_US |
dc.description.abstract | For past decades, the tendency of electronic system has been pushed to higher performance, smaller size, lower cost, lower power, and more versatility. To keep up with the tendencies, three-dimensional (3D) silicon integration is becoming increasingly significant. Through silicon via (TSV) plays the core role in providing vertical interconnections with greatly reduced interconnection length among the ICs integrated. Accordingly, the electrical measurements of TSV is becoming more important to analyze various aspects of the integrated chips. This paper first presents two methods: one is the fast TSV measurement method by shorting TSVs to a metal plate, the other one is rather conventional method of electrically touching both-side of TSV terminals. The TSVs with ubumps have been simulated using TCAD to see the correlations to measurements. The electrical measurement characteristics closely concurs with simulation. | - |
dc.publisher | 한양대학교 | - |
dc.title | A Study on Measurement Methods and Electrical Characteristics of TSV (Through-Silicon-Via) | - |
dc.type | Theses | - |
dc.contributor.googleauthor | Hong, Min Xiang | - |
dc.sector.campus | S | - |
dc.sector.daehak | 대학원 | - |
dc.sector.department | 전자통신공학과 | - |
dc.description.degree | Master | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.