189 0

Low Power and High Performance Level-up Shifters for Mobile Devices with Multi-V-DD

Title
Low Power and High Performance Level-up Shifters for Mobile Devices with Multi-V-DD
Author
정기석
Keywords
Level shifter; multi-V-DD; power gating
Issue Date
2017-10
Publisher
IEEK PUBLICATION CENTER
Citation
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, v. 17, no. 5, page. 577-583
Abstract
Reducing power consumption in a processor using multiple supply voltages is commonly adopted in mobile embedded systems. Level shifters are crucial components in such systems to interface two modules operating with different supply voltage levels. In this paper, we propose two low power and high performance level-up shifters called dual step level-up shifter (DSLS) and stacked dual step level-up shifter (SDSLS). DSLS has a dual step buffer structure to improve the speed and the circuit size over conventional level-up shifters as well as power consumption by avoiding contention. SDSLS is proposed to improve DSLS further for low power consumption by utilizing transistor stacking. By selectively using these two level-up shifters according to the difference between high and low supply voltages, delay is reduced by up to 79.0% and power consumption is reduced by up to 50.2%.
URI
http://www.dbpia.co.kr/journal/articleDetail?nodeId=NODE07252817&language=ko_KRhttps://repository.hanyang.ac.kr/handle/20.500.11754/115979
ISSN
1598-1657; 2233-4866
DOI
10.5573/JSTS.2017.17.5.577
Appears in Collections:
COLLEGE OF ENGINEERING[S](공과대학) > ELECTRONIC ENGINEERING(융합전자공학부) > Articles
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML


qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE