

# Device-Algorithm Co-Optimization for an On-Chip Trainable Capacitor-Based Synaptic Device with IGZO TFT and Retention-Centric Tiki-Taka Algorithm

Jongun Won, Jaehyeon Kang, Sangjun Hong, Narae Han, Minseung Kang, Yeaji Park, Youngchae Roh, Hyeong Jun Seo, Changhoon Joe, Ung Cho, Minil Kang, Minseong Um, Kwang-Hee Lee, Jee-Eun Yang, Moonil Jung, Hyung-Min Lee,\* Saeroonter Oh,\* Sangwook Kim,\* and Sangbum Kim\*

Analog in-memory computing synaptic devices are widely studied for efficient implementation of deep learning. However, synaptic devices based on resistive memory have difficulties implementing on-chip training due to the lack of means to control the amount of resistance change and large device variations. To overcome these shortcomings, silicon complementary metal-oxide semiconductor (Si-CMOS) and capacitor-based charge storage synapses are proposed, but it is difficult to obtain sufficient retention time due to Si-CMOS leakage currents, resulting in a deterioration of training accuracy. Here, a novel 6T1C synaptic device using only n-type indium gallium zinc oxide thin film transistor (IGZO TFT) with low leakage current and a capacitor is proposed, allowing not only linear and symmetric weight update but also sufficient retention time and parallel on-chip training operations. In addition, an efficient and realistic training algorithm to compensate for any remaining device non-idealities such as drifting references and long-term retention loss is proposed, demonstrating the importance of device-algorithm co-optimization.

## 1. Introduction

The Analog in Memory Computing (AiMC) system has the advantage of enabling low-power operation compared to conventional computing systems due to parallelization in the operation of neurons and synapses.<sup>[1]</sup> Because a key element in the AiMC system is analog-based system devices,<sup>[2]</sup> several resistive switching devices including phase change memory,<sup>[3]</sup> ferroelectric device,<sup>[4-7]</sup> filamentary resistive random access memory (RRAM),<sup>[8-10]</sup> non-filamentary RRAM,<sup>[11]</sup> spintronics device<sup>[12-13]</sup> have been used to implement the synaptic element. However, resistive switching device has disadvantages in that the weight update linearity and symmetry are not sufficient, and the mechanism of conductance modulation is typically a random process in an atomic-level change

J. Won, J. Kang, N. Han, M. Kang, Y. Park, Y. Roh, H. J. Seo, C. Joe, U. Cho, S. Kim  
Department of Materials Science & Engineering  
Inter-university Semiconductor Research Center  
Research Institute of Advanced Materials  
Seoul National University  
Seoul 08826, Republic of Korea  
E-mail: sangbum.kim@snu.ac.kr  
S. Hong  
Device Solutions  
Samsung Electronics  
Pyeongtaek 17786, Republic of Korea

M. Kang  
Department of Semiconductor System Engineering  
Korea University  
Seoul 02841, Republic of Korea  
M. Um, H.-M. Lee  
School of Electrical Engineering  
Korea University  
Seoul 02841, Republic of Korea  
E-mail: hyungmin@korea.ac.kr  
K.-H. Lee, J.-E. Yang, M. Jung, S. Kim  
Samsung Advanced Institute of Technology (SAIT)  
Samsung Electronics  
Suwon-si 16678, Republic of Korea  
E-mail: nofate.kim@samsung.com  
S. Oh  
Department of Electrical and Electronic Engineering  
Hanyang University  
Ansan 15588, Republic of Korea  
E-mail: sroonter@hanyang.ac.kr

 The ORCID identification number(s) for the author(s) of this article can be found under <https://doi.org/10.1002/advs.202303018>

© 2023 The Authors. Advanced Science published by Wiley-VCH GmbH. This is an open access article under the terms of the Creative Commons Attribution License, which permits use, distribution and reproduction in any medium, provided the original work is properly cited.

DOI: 10.1002/advs.202303018

based on electro-dynamics,<sup>[14]</sup> making it difficult to precisely control its resistance and achieve excellent device variations.<sup>[15]</sup>

Recently, as a candidate for the synaptic device, charge storage synapses based on silicon complementary metal-oxide semiconductor (Si-CMOS) and capacitors have been proposed, and it has shown the highest level of weight update linearity and symmetry.<sup>[16–18]</sup> However, it has a retention problem in that the charge stored in the capacitor is rapidly leaked through the Si transistor. In training the modified national institute of standards and technology (MNIST) dataset and convolutional neural network (CNN), the test error according to the retention time has also been shown.<sup>[16]</sup> To solve the retention problem that occurs in capacitor-based synapses, a synaptic device using an indium gallium zinc oxide thin film transistor (IGZO TFT) with low leakage current<sup>[19–22]</sup> and a capacitor have also been devised.<sup>[23]</sup> However, because the IGZO TFT cannot fabricate p-channel metal-oxide semiconductor (PMOS) that charge a fixed current, there are research cases that only conducted inference,<sup>[23]</sup> and no synaptic device capable of on-chip training has been devised.<sup>[24]</sup>

Here, we report an IGZO TFT and capacitor-based synaptic device capable of linear and symmetric weight updates for on-chip training. We devised a novel 6T1C synaptic device to operate by discharging current from both terminals of the capacitor using only n-channel metal-oxide-semiconductor (NMOS). A table comparing our 6T1C structure with other capacitor-based charge storage synapses<sup>[16,23–24]</sup> can be found in Section S1 (Supporting Information). We fabricated a single device and 5×5 crossbar array on an 8-inch silicon wafer and examined weight update, retention, and cycling endurance characteristics. We also experimentally demonstrated parallel on-chip training operation through linear regression on a crossbar array.

In addition, we developed novel neural network training schemes by co-optimizing the device and algorithm. The 6T1C synaptic device with standard bias conditions can provide sufficient linearity and symmetry needed for the conventional stochastic gradient descent (SGD) training algorithm. Furthermore, by simply changing bias conditions, the linearity and symmetry of the 6T1C synaptic device can be tailored for the symmetry-centric Tiki-Taka algorithm (TTv1),<sup>[25]</sup> we also developed a retention-centric Tiki-Taka algorithm (rTT) to efficiently transfer volatile weights of the 6T1C device to average non-volatile memories so that deep neural networks with large datasets requiring synaptic devices with long retention times can be trained efficiently without losing the accuracy. We designed the 6T1C synaptic device such that the capacitor can be accessed from both top and bottom electrodes so that the reference point can be measured efficiently for the rTT. These device-algorithm co-optimizations enabled us to demonstrate an MNIST on-chip training accuracy of over ≈97% in a wide range of retention requirements even when device and circuit variations were included.

## 2. Results and Discussion

### 2.1. Operation Mechanism of the Synaptic Device

**Figure 1a** is a schematic of a synaptic device based on IGZO TFT and capacitor. A single synaptic device is composed of six IGZO TFT and one capacitor (6T1C device). In this design, the capac-

itor,  $C_1$ , serves as a memory element in the cell and stores the weight value in the form of an electric charge. The two transistors, N5 and N6 serve as a read transistors, and the other four transistors N1–N4 serve to vary the capacitor voltage,  $V_{cap}$ .

For potentiation, a pulse is applied to the N1 to make the upper terminal voltage ( $V_{CP}$ ) of the capacitor  $V_{dd}/2$ , and then a pulse is applied to the N2 to increase the voltage of the capacitor  $V_{cap}$  ( $V_{CP} - V_{CN}$ ). For depression, a pulse is applied to the N3 to make the lower terminal voltage ( $V_{CN}$ ) of the capacitor  $V_{dd}/2$ , and then a pulse is applied to the N4 to decrease  $V_{cap}$ . In other words, during the on-chip training process, if pulses are simultaneously applied to N1 and N2, potentiation occurs, while simultaneous pulses applied to N3 and N4 result in depression. It is important to note that in the operation, N1 and N3 as well as N2 and N4, cannot be turned on simultaneously. The voltage change per update pulse is calculated as follows:


$$\Delta V_{cap} = \frac{i_{N2(or\ N4)} \times t_{pw}}{C} \quad (1)$$

where  $i_{N2(or\ N4)}$  is the discharging currents from N2(or N4), respectively, and  $t_{pw}$  is the pulse width applied to the N2(or N4), and  $C$  is the capacitance of the 6T1C cell capacitor. To ensure linearity and symmetry characteristics, it is necessary to operate N2 and N4 in the saturation region and discharge a constant current.

The read operation is divided into two separate processes of reading the current flowing through the N5 and N6. For read operation in N5, a pulse is applied to the N3 to make the voltages of the upper and lower terminals of the capacitors  $V_{dd}/2 + V_{cap}$  and  $V_{dd}/2$ , respectively. With  $V_{dd}/2 + V_{cap}$  at the gate terminal of the N5,  $G_{N5}$  is measured by applying a small bias between the source and drain of N5. Similarly, a pulse is applied to the N1 to make the voltages of the upper and lower terminals of the capacitors  $V_{dd}/2$  and  $V_{dd}/2 - V_{cap}$ , respectively. With  $V_{dd}/2 - V_{cap}$  at the gate terminal of the N6,  $G_{N6}$  is measured by applying a small bias between the source and drain of N6. To represent both positive and negative weights, the weight of single 6T1C device,  $W_{ij}$ , is defined by subtracting  $G_{N5}$  and  $G_{N6}$ .

$$W_{ij} = G_{N5\ ij} - G_{N6\ ij} \quad (2)$$

**Figure 1b,c** shows the operation of the 6T1C device crossbar array. For feedforward operation, as shown in **Figure 1b**, all N3 devices within the crossbar array are initially turned on, setting the capacitor's top and bottom nodes to  $V_{DD}/2 + V_{cap}$  and  $V_{DD}/2$ , respectively. Then, the input data encoded in the form of pulse width, as shown in **Figure 1b** at circle number 2, is applied to the WLU. Afterward, the summed current flowing through each column via N5 is read through BLU, and this current undergoes analog-to-digital conversion (ADC). Similarly, to read the current through N6, the N1 devices within the crossbar array are activated. The N1 transistors are turned on, thereby setting the top and bottom nodes of the capacitor to  $V_{DD}/2$  and  $V_{DD}/2 - V_{cap}$ , respectively. The same pulse width that was applied to WLU is also applied to WLD, and the summed current per column is read through BLD. The read current is then subjected to ADC. Finally, the feedforward process concludes by subtracting the ADC values of the current flowing through N5 and the current flowing through N6.



**Figure 1.** 6T1C synaptic device. a) Schematic diagram of the 6T1C synaptic device. A small source-drain in  $N_5$ ,  $N_6$  is essential to operate  $N_5$ ,  $N_6$  in the triode region, in which channel resistance depends on the capacitor voltage,  $V_{Cap}$  ( $V_{CP}-V_{CN}$ ). b) The initial three stages for the feedforward process in 6T1C crossbar array. c) The final three states for the feedforward process in 6T1C crossbar array. The feedforward is concluded by subtracting the ADC values obtained from b and c. d) Photograph of 8-inch wafers processed with a single synaptic device and crossbar array. The width of the IGZO device channel used for a single synaptic device and crossbar array was  $2 \mu\text{m}$ , and the length was fabricated at the level of  $0.5\text{--}5 \mu\text{m}$ .

During the backpropagation process, the roles of WL(WLU, WLD) and BL(BLU, BLD) are reversed compared to their roles during forward inference. The error values encoded in pulse width form are applied to BL(BLU, BLD) direction, and the summed currents along the rows are read. Similarly, to the feed-

forward process, the currents flowing through  $N_5$  and  $N_6$  are sequentially read. The values obtained from these two processes are used to stochastically apply pulses to the gates of  $N_1$ - $N_4$  transistors. Finally, the weight update is performed based on these pulses.

We fabricated a 6T1C single synaptic device and 5×5 crossbar array on an 8-inch silicon wafer as shown in Figure 1d. Details of the fabrication can be found in the Experimental Section and essential electrical characteristics of IGZO TFTs can be found in Section S2 (Supporting Information).

## 2.2. Various Properties of a Single Device

We examined the various characteristics of a single synaptic device. We created a printed circuit board (PCB) combining a microcontroller unit (MCU) and discrete integrated circuit components to interact with an array of synaptic cells. (Figure 2a) Details of PCB can be found in Section S3 (Supporting Information). The synaptic cell current is measured by the current integrator and the ADC on the PCB.

### 2.2.1. Weight Update

Figure 2b,c shows the weight update characteristics of a 6T1C single device measured with the PCB. Figure 2b shows the measured change of ADC value of a single cell, by applying four cycles of 1000 positive updates followed by 1000 negative updates. To obtain good linearity and

symmetry characteristics of the device by keeping the N2 and N4 in the saturation region, a low overdrive voltage ( $V_{gs} - V_{th}$ ) was intentionally applied to the N2 and N4, and a high voltage was also applied to  $V_{dd}/2$ . We also demonstrate conductance modulation with voltage pulses from 100 to 400 ns (Figure 2c). The resulting curves (Figure 2b,c) show that the 6T1C device exhibits very linear and symmetric weight update characteristics with 1000 conductance states and conductance modulation of the device can be accurately controlled by changing the measurement condition in the same device.

### 2.2.2. Retention Characteristics

Figure 2d shows the retention measurement of a 6T1C single device. To evaluate the retention characteristics of the device, first, the capacitor was intentionally charged by repeatedly applying potentiation pulses to the synaptic cell. Then, we apply an off voltage to all transistors (N1–N4) and perform read operations at every predetermined time interval (60 min). After converting the measured ADC value into capacitor voltage, exponential fitting was performed to extract the time constant, and as a result, 775 min were obtained. These results indicate that the 6T1C device exhibits very good retention characteristics compared to the conventional silicon and capacitor-based synaptic devices with a time constant on the order of seconds.<sup>[17]</sup>

### 2.2.3. Cycling Endurance

Another important factor that affects deep neural network training based on crossbar array technology is the endurance characteristics of synaptic devices. Resistive switching devices, such as RRAM, have been reported to demonstrate an endurance of

$\approx 10^5 - 10^7$  cycles, wherein they distinguish only between the high-resistance state (HRS) and low-resistance state (LRS) at the array level.<sup>[26–29]</sup> In contrast, the charge storage synaptic device based on Si-CMOS and capacitor exhibits a semi-infinite endurance characteristic.<sup>[17]</sup> In our study, we validated the endurance characteristics of IGZO TFT-based 6T1C devices.

Figure 2e,f shows the endurance characteristics of a 6T1C single device. An update pulse of  $10^9$  was applied by repeating one cycle of 1000 up/1000 down pulses 500 000 times to the synaptic device. By comparing the output ADC value of the initial cycle and the last cycle shown in Figure 2e,f, respectively, it was shown that the device is still working even after  $10^9$  pulses are applied and the output range of ADC value hardly changes, which confirms that the 6T1C synaptic device not only still survives but also a stable analog characteristic over a large number of cycles. In addition, through the optimization of bias conditions that minimize negative bias stress (NBS) and positive bias stress (PBS),<sup>[30]</sup> which induce changes in the characteristics of the transistors within the 6T1C device, it is possible to expect the achievement of endurance characteristics approaching semi-infinity.

## 2.3. Implementation of Linear Regression on a Crossbar Array

With a 6T1C 5×1 crossbar array, we experimentally conducted linear regression to evaluate the on-chip training performance of the synaptic device. The learning process is summarized in Figure 3a, and input data in the feedforward process and stochastic update pulse in the weight update process were generated in real-time through MCU located on PCB. First, we generated an input dataset for the feedforward process, and this was applied to the word lines (WLs) of five synaptic devices in the form of pulse width, respectively.

The input data matrix is composed of four randomly generated data and one fixed value serving as a  $\gamma$ -intercept in the form of  $x_i = [x_1, x_2, x_3, x_4, a]$ . Once the feedforward process is carried out, a value of  $\gamma$  in Equation (3) is generated.

$$\gamma = x_i \cdot [w_1, w_2, w_3, w_4, w_5]^T \quad (3)$$

where  $x_i$  denotes the input data matrix and  $[w_1, w_2, w_3, w_4, w_5]$  denotes the weight matrix. Then  $\gamma$  is compared with the target value  $t$  in Equation (4) to generate the error value  $\delta$  in Equation (5).


$$t = x_i \cdot [t_1, t_2, t_3, t_4, t_5]^T \quad (4)$$

$$\delta = x_i \cdot [w_1, w_2, w_3, w_4, w_5]^T - t \quad (5)$$


where  $[t_1, t_2, t_3, t_4, t_5]$  denotes the target weight matrix. The process of converting the output ADC value into weighted sum and loss calculation was performed through the MCU located on PCB (See the Experimental section for linear regression details). Then, via the stochastic update scheme,<sup>[31]</sup> a weight update is performed. The weight update amount of each synaptic cell follows Equations (6) and (7).

$$\Delta w_n = -\eta x_n \delta \quad (n = 1 - 4) \quad (6)$$

$$\Delta w_5 = -\eta a \delta \quad (7)$$



**Figure 2.** a) PCB photograph with synaptic device measurement b) Weight update result of 6T1C single device ( $V_{dd}/2 = 2.0$  V). 300 ns 1000 up/down pulses of  $V_{ov} (= V_{gs} - V_{th}) = 0.25$  V were applied to N2, N4 transistors. c) Weight update curve according to N2, N4 pulse width ( $V_{dd}/2 = 1.5$  V) 1000 up/down pulse of  $V_{ov} = 1.4$  V were applied to N2, N4. d) Results of retention characteristics of 6T1C single device. An off voltage of  $-2$  V was applied to each transistor (N1-N4) e) Measurement results in the initial cycle for measuring cycling endurance of 6T1C f) Measurement result after applying  $10^9$  update pulses (update pulse height was 0.5 V/-2 V and length was 1  $\mu$ s.)



**Figure 3.** a) Flow chart for linear regression training. Training consists of two steps: feedforward and weight update. Loss is defined as  $\frac{1}{2}(y - t)^2$  using MSE function. b) Evolution of loss and error throughout the training. Both loss and error converge to 0 as training progresses, and the inset of b) lists parameters and relevant numbers used in this demonstration. 25 input data sets are trained at each epoch. During the demonstration, the bit length was set to 10 and the learning rate was 0.05. The error in Figure 3b is defined as  $\sum_{n=1}^5 (\omega_n - t_n)^2$ .

where  $x_n$  and  $a$  denote the input data applied to each synaptic cell,  $\delta$  denote errors extracted through feedforward,  $\eta$  denotes the learning rate. In the weight update process,  $x_n$  and  $a$  were translated as N1 or N3 pulse generation probability and  $\delta$  was translated into N2 or N4 pulse generation probability. As shown in Figure 3a, the sign of  $(y - t)$  will determine whether to generate pulses for potentiation or depression. By repeating this procedure, we can train the 6T1C 5×1 crossbar array and solve the linear regression problem. Figure 3b shows that the loss and error converge to zero as training proceeds. These linear regression results demonstrate the automatic and parallel on-chip training capability of the 6T1C array.


#### 2.4. Algorithm Optimization for 6T1C Device: Retention-Centric Tiki-Taka

The achievement of the AiMC system came from both algorithm-level and hardware-level approaches, aiming for enhanced optimization through hardware-algorithm co-design. Therefore, we conducted simulations by applying our device to various learning algorithms: conventional SGD algorithm and TTV1.<sup>[25]</sup> The TTV1 is a recently proposed algorithm to overcome the stringent symmetry requirement of analog synaptic devices and several improved versions such as TTV2 and c-TTV2<sup>[32,33]</sup> have been additionally proposed to overcome limitations such as read noise and number of states. In this study, we conducted the simulations focusing on TTV1, the most fundamental of them. Our simulation results demonstrated that our device is well suited for TTV1 as well as the SGD algorithm. In addition, we devised a new robust algorithm specialized for devices, rTT, that goes beyond TTV1. This more robust algorithm 1) shows no decrease in learning accuracy even when the retention level required for learning increases and 2) can set the reference conductance easily on the device itself without a separate reference cell array utilizing the structural characteristics of 6T1C.

First, we simulated neural network training with the SGD algorithm based on the weight update characteristics and retention time from measurement results shown in Figure 2b,d. In addition, device variations of 6T1C, a variation of 15% were applied to NL, which is the parameter representing device asymmetry, 7% to  $G_{\max}$  and  $G_{\min}$ , 6% to  $\Delta w_{\min}$ , 15% to retention time, and 15% to  $G_{\text{leak}}$ .  $G_{\max}$  and  $G_{\min}$  denote the maximum and minimum conductance of the device, respectively.  $G_{\text{leak}}$  denotes conductance in which the volatile device converges after complete retention failure. In the case of cycle standard deviation, 5% standard deviation was applied to write noise, 6% to current sum, and 30% to  $\Delta w_{\min}$ . The following variations were applied to all simulations other than the SGD algorithm. Assuming the training cycle length per layer (forward + backward + update) is 200 ns,<sup>[17]</sup>  $\approx 98.5\%$  accuracy was obtained. (See Section S5, Supporting Information) This result is attributed to the symmetrical behavior and good retention characteristics of the 6T1C synaptic device.

Second, we conducted neural network training with the TTV1, recently developed training algorithms designed for asymmetric analog synaptic devices. The TTV1 operates fully in parallel and trains the core device through the update information obtained from the auxiliary device. In this case, we use the 6T1C device, which has excellent update characteristics but fundamentally has leakage, as the auxiliary device, and average non-volatile memory (NVM) as the core device to periodically transfer the weight of 6T1C to NVM so that it could be read without loss of weight during the inference process. To utilize the TTV1 for training, the weight update measurement results of 6T1C were converted to the conductance–conductance change form of Figure 4a. Then Figure 4a was modeled via linear regression analysis to extract simulation parameters in Equations (8) and (9). (See Section S6, Supporting Information)

$$\Delta G_p = \left(1 - NL_p \times \frac{G - G_{\text{sym}}}{G_{\max} - G_{\min}}\right) \times \Delta G_{\text{sym}} \quad (8)$$



**Figure 4.** a) Conductance–conductance change form of results obtained under various measurement conditions. In the figure, NLP and NLD represent non-linearity observed during the process of potentiation and depression, respectively. The equations related to these concepts can be found in Equations (8) and (9). NL = 0.2 and 2.0 are the results of converting Figure 2b and the green line of Figure 2c, respectively. In the case of NL = 2.0, linear regression analysis was used only for some domains for learning. (Figure S6, Supporting Information) Result of applying TTV1 by reflecting various values within the NL range of 6T1C device in (b) L5NET5 and (c) MLP (see Tables S4 and S5, Supporting Information, for the accurate learning accuracy value) Neural network training results by applying the rTT to NL = 0.2, 2.0 in (e) L5NET5 and (f) MLP (see Tables S6 and S7, Supporting Information, for the learning accuracy results according to the detailed NL values) Because a fixed learning rate was used for all retention ranges, the accuracy decreased in 5e-2 of L5NET5 and 5e-3 of MLP. However, when the optimized learning rate was used for training in 5e-2 of L5NET5 and 5e-3 of MLP, an accuracy of ≈97% was achieved. (Figure S8, Supporting Information) f) Method of setting reference conductance in rTT. Since the reference conductance in rTT means the conductance when  $V_{\text{Cap}} = 0$ , it is read as the difference between the current of N5 with a pulse applied to N1 and the current of N6 with a pulse applied to N3. g,h) Learning results of applying TTV1 and rTT at various retention levels in L5NET5, and MLP respectively. In Figure 4 g,f, only the best case among several NL values was shown for TTV1, and the case where NL = 0.2 for rTT was shown.

$$\Delta G_d = \left( 1 - NL_d \times \frac{G - G_{\text{sym}}}{G_{\text{max}} - G_{\text{min}}} \right) \times \Delta G_{\text{sym}} \quad (9)$$

where  $\Delta G_p$ ,  $\Delta G_d$  denote the conductance change in one potentiation, depression pulse, respectively;  $G_{\text{sym}}$  denotes the symmetric conductance that satisfies  $\Delta G_p = \Delta G_d$ . As shown in Figure 4a, it was possible to extract both highly linear update results (NL ≈ 0.2) and intentionally asymmetric update results (NL ≈ 2.0) by changing the measurement conditions in the same device. Pre-

vious studies have shown that the NL combination of core and auxiliary devices is important to achieve optimal learning accuracy using TTV1.<sup>[34]</sup> In other words, it is important to obtain a target NL value to find the optimal combination. However, in a typical resistive switching device, it is impossible to obtain a target NL value because the conductance modulation mechanism relies on a random process at the atomic level.<sup>[14]</sup> On the other hand, as shown in Figure 4a, our device can have a wide range between NL = 0.2–2.0 by changing the measurement condition in the same

device, and the target NL value can be easily obtained based on a clear conductance modulation mechanism. Figure 4b,c shows the result of applying the TTv1 under the same core device condition by reflecting various values within the NL range of the 6T1C device in the LNET5 and multi-layer perceptron (MLP) neural network structures, respectively. As in the results of previous studies,<sup>[34]</sup> the learning accuracy was changed according to the NL of the 6T1C device. However, our device can easily obtain the target NL by changing the measurement conditions, so it is a device that can achieve optimal learning accuracy through the TTv1 regardless of the type of core device.

In addition, by using the TTv1 for the 6T1C device, weight transfer can also be performed. Despite the good retention characteristics of 6T1C devices, the weight transfer process that conveys the stored weights to NVM is essential because of long-term retention loss. However, the weight transfer technique requires serial access to cross-point elements either one-by-one or row-by-row.<sup>[8,35,36]</sup> Naive weight transfer can cause tremendous overhead for large networks because it involves time-consuming serial operations and repeatedly programming and verifying weights.<sup>[37,38]</sup> On the other hand, by using the TTv1, learning and weight transfer can be performed simultaneously and fully in parallel.

Although the 6T1C device proved to be a well-suited device for the TTv1, the learning accuracy deteriorated as the time required for learning increased as shown in Figure 4b,c. Therefore, we proposed a new algorithm, the rTT to recover the learning accuracy even when longer retention is required. First, we analyzed the phenomenon that the accuracy decreases according to retention in the TTv1 by adapting the formula proposed in the previous study.<sup>[39]</sup>

When the TTv1 is performed using a volatile device as an auxiliary device and a non-volatile device as a core device, the weight update aspect of the auxiliary device and the core device follows Equations (10) and (11), respectively.

$$\dot{A} = - \left( 1 - e^{-\frac{t_{\text{update}}}{RC}} \right) (A - A_{\text{leak}}) - \eta_A e^{-\frac{t_{\text{update}}}{RC}} \left( \left( \frac{\partial E}{\partial C} + \epsilon(t) \right) + NL_A \frac{A - A_{\text{sym}}}{A_{\text{max}} - A_{\text{min}}} \left| \frac{\partial E}{\partial C} + \epsilon(t) \right| \right) \quad (10)$$

$$\dot{C} = \eta_C (A - A_{\text{ref}}) - \eta_C |A - A_{\text{ref}}| NL_C \frac{C - C_{\text{sym}}}{C_{\text{max}} - C_{\text{min}}} \quad (11)$$

where  $t_{\text{update}}$  denotes the training cycle length per layer in an auxiliary array and  $\epsilon(t)$  denotes the stochastic effect that occurs during the update.  $\eta_A$  and  $\eta_C$  are the learning rate of the auxiliary and the core device, respectively.  $E$  denotes cost function.

Then for the weight of the auxiliary and the core device to reach a steady state, Equations (12), and (13) must be satisfied, respectively. In the TTv1 using NVM, the global minimum can be reached because  $|A - A_{\text{sym}} = 0|$  can be satisfied after sufficient learning is carried out by setting  $A_{\text{ref}}$  as  $A_{\text{sym}}$ . However, when a volatile device is used as an auxiliary device, the right side of Equation (12) does not converge to 0 and thus the global minimum cannot be reached. As a result, as the required retention time for training increased, the learning accuracy decreased

as shown in Figure 4b,c.

$$\left\langle \frac{\partial E}{\partial C} \right\rangle = - \frac{NL_A}{A_{\text{max}} - A_{\text{min}}} \left| \frac{\partial E}{\partial C} + \epsilon(t) \right| (A - A_{\text{sym}}) - \eta_A^{-1} \left( e^{\frac{t_{\text{update}}}{RC}} - 1 \right) (A - A_{\text{leak}}) \quad (12)$$

$$\langle A \rangle - A_{\text{ref}} = NL_C \frac{C - C_{\text{sym}}}{C_{\text{max}} - C_{\text{min}}} \left| (A - A_{\text{ref}}) \right| \quad (13)$$

However, the decrease in accuracy due to retention can be solved with a new device-specific algorithm (rTT) that takes  $A_{\text{ref}}$  as  $A_{\text{leak}}$ . Due to the structure of the 6T1C device, the expected values of  $A_{\text{sym}}$  and  $A_{\text{leak}}$  are the same when  $V_{\text{cap}} = 0$ , and the 6T1C device is capable of highly linear weight updates shown in Figure 4a. Therefore, the influence of the term related to asymmetry, which is the first term on the right side of Equation (12), can be almost negligible, and it can be expected the global minimum will be reached if  $A_{\text{ref}}$  is set to  $A_{\text{leak}}$ .

Note that as the global minimum is reached,  $\left| \frac{\partial E}{\partial C} + \epsilon(t) \right|$  of Equation (12) becomes smaller thus the effect of asymmetry is further reduced. Figure 4d,e shows the neural network training results by applying the rTT to NL = 0.2, 2.0 in LNET5 and MLP. In the highly linear case with NL = 0.2, an accuracy of  $\approx 97.5\%$  can be achieved even if the required retention time increases. In addition, as analyzed in Equation (10), it was confirmed that the accuracy decreased as the asymmetry of the device increased.

The rTT also has the advantage of being able to set the reference conductance quickly and easily by 6T1C itself without a separate reference cell array. It is known that is important to set an accurate and stable reference conductance as symmetric conductance in the TTv1,<sup>[39]</sup> but the previously proposed symmetric conductance setting method is relatively complex and requires an additional array.<sup>[40]</sup> On the other hand, with the rTT, the 6T1C can take the reference conductance quickly and accurately by performing one more read operation (Figure 4f). In addition, as the characteristics of the device change during training, the symmetric conductance of the device itself or the conductance of the reference device may change, resulting in reduced accuracy. However, for the rTT, the reference conductance can be read stably even if the characteristics of the device change during training.

Figure 4g,h shows the learning results of applying TTv1 and rTT at various retention levels. As confirmed in Equation (12), the retention and asymmetry of the devices had a complex effect on the learning accuracy, and algorithms required for optimal learning differed according to retention levels. However, by using the 6T1C, it is possible to flexibly select the algorithms according to the retention level. If the retention required for learning increases due to complex datasets or neural networks, the optimal accuracy can be obtained by applying the rTT using a highly linear update condition. If the retention of the device is sufficient for learning, the optimal accuracy was obtained by applying TTv1 using an update condition suitable for the asymmetry of the core device.

Furthermore, the 6T1C device and optimized algorithm can also improve scalability, which is a disadvantage of capacitor-based synapses. As the size of the capacitor decreases, it is difficult to achieve sufficient retention time for learning, so there



is a limit to the scalability of the capacitor-based synaptic device. For example, it is known to require a large capacitance of 100fF capacitance/cell for a CNN.<sup>[17]</sup> However, since the IGZO-based 6T1C device has a much smaller leakage current and can apply an algorithm robust to retention, capacitor size can be reduced, thus device scalability can be improved. For example, applying an IGZO TFT<sup>[22]</sup> and capacitor<sup>[41]</sup> with the lowest current level reported so far, high learning accuracy can be achieved by training a large input data with a synapse with a 10fF capacitance/cell. (See Section S8, Supporting Information) Therefore, the 6T1C device is a versatile and practical device that can be applied to large input data and complex neural networks.

### 3. Conclusion

We have reported a novel synaptic device using IGZO TFT with low leakage current and capacitor to solve the retention problem in capacitor-based charge storage synapses. By fabricating a single synaptic device and a 5×5 crossbar array, we demonstrate that our novel device can provide not only linear and symmetric weight update but also sufficient retention time and parallel on-chip training operations. We also demonstrated the importance of co-optimization of the device-algorithm by developing an efficient yet realistic training algorithm to compensate for remaining device non-idealities such as drifting reference and long-term retention loss. Our novel algorithm does not require a separate reference cell array and could reach a high learning accuracy of ≈97% even when the retention time required for training increases, enabling smaller synaptic array sizes with smaller capacitors. We expect that the size of the 6T1C device can be further reduced with ultralow-leakage and nanoscale IGZO TFTs and capacitors that have previously been reported. The device footprint can be further improved through Monolithic 3D (M3D) integration<sup>[41–43]</sup> and vertical channel thin-film transistors (VTFTs) based on IGZO atomic layer deposition (ALD).<sup>[44–45]</sup> Therefore, we believe that our 6T1C device is a practical synaptic device for neuromorphic computing.

### 4. Experimental Section

**Device Fabrication:** The synaptic array structure composed of the IGZO TFT and capacitor used in this study was made of a 4-metal, 8-metal layer on top of silicon oxide formed on a silicon base. First, a 200 Å thick tungsten metal to be used as the capacitor's lower electrode was deposited. A rectangular lower electrode with various widths and its connecting wiring was patterned using photolithography and dry etching. Afterward, a high-k oxide to be used as a capacitor insulator was deposited to the required thickness by an ALD. Note that a capacitor using an appropriate high-k material must be fabricated to satisfy the capacity and leakage current requirements of the synaptic capacitor. VIA for connecting the lower electrode and the upper electrode was formed by a wet etching after photolithography only at the point where it intersects the wiring connected to the upper electrode in a region separate from the capacitor. Next, 200 Å thick tungsten metal to be used as the upper electrode of the capacitor was deposited by CVD. A rectangular upper electrode and connecting wiring having various widths were patterned in consideration of the shape in which the lower electrode was formed. Next, an appropriate oxide used as an IGZO TFT underlayer was deposited. The VIA process for connecting the upper electrode and the metal used as the source/drain of the TFT was performed by photolithography and wet etching. After that, 200 Å tungsten metal to be used as the source/drain of the IGZO TFT was

deposited, patterned, and etched. IGZO, the channel material of IGZO TFT, was deposited to a thickness of 100 Å in 2.44 W cm<sup>-2</sup> RF bias plasma in 1 Pa Ar/O<sub>2</sub> atmosphere using a sputtering facility equipped with a target composed of In:Ga:Zn = 1:1:1. Then, it was formed on the channel site through photolithography and wet etching. A high-k material to be used as the gate oxide of the IGZO TFT was deposited. Note that the upper and lower high-k material adjacent to the IGZO channel must be considered to satisfy the requirements for the on/off ratio and leakage current characteristics of the IGZO TFT. VIA patterning and etching were performed at the site where the connection between the source/drain and the upper electrode was required. After that, a tungsten metal to be used as the upper gate electrode of the IGZO TFT was deposited, and the synaptic structure was completed by dry etching after photolithography.

**Experimental Setup for Device Measurement:** The peripheral circuit for synapse measurement was implemented on the PCB combining MCU and discrete devices. The synaptic cell on an 8-inch wafer was contacted with a 45-pin probe card mounted on an Eg4090, and the voltage to be applied to each synaptic cell was applied to the PCB through the DC power supply (2230g-30-3). Personal computer (PC) and MCU communicate with universal asynchronous receiver-transmitter (UART), and input signals such as pulse width and repetition number were input from PC. Supplementary Figure 2 shows the connection structure of the PC, MCU, and PCB. The PCB mode for synaptic device measurement was divided into feedforward, backpropagation, and weight update, and the data flow for each mode and discrete device information used in PCB are all shown in Section S 3 (Supporting Information). In the case of read and update pulses, the measurement was performed by giving a pulse in microseconds unit considering the settling time of the MCU, but when a pulse of nanoseconds was applied, the pulse of the MCU was used as a trigger and a pulse in nanoseconds unit was applied using a pulse generator (81110A, 81150A).

**Linear Regression:** In linear regression, when feedforward was conducted, the output was in the form of ADC. Therefore, it was essential to convert the output ADC into a weighted sum for loss calculation. The weighted sum was defined as follows:

$$\sum_{n=1}^5 x_n \times w_n = \sum_{n=1}^5 \frac{x_n}{x_{\max}} \times 2 \left( \frac{G_n - G_{\text{ref}}}{G_{\max} - G_{\min}} \right) \times x_{\max} \quad (14)$$

where  $G_{\max}$  and  $G_{\min}$  denote the maximum and minimum conductance of the device, respectively, and  $G_{\text{ref}}$  denotes the conductance when weight is 0;  $x_{\max}$  denotes the maximum value among input data within a predetermined range, and  $x_n$  denotes the current input data applied to each cell. The  $\frac{x}{x_{\max}}$  part in Equation (14) means input data,  $2 \left( \frac{G_n - G_{\text{ref}}}{G_{\max} - G_{\min}} \right)$  means the normalized weight in the range of -1 to 1 of each cell, and the product of the two components means the input × weight, which is a weighted sum. Then, the right side of Equation (14) can be rewritten as

$$\sum_{n=1}^5 \frac{x_n}{x_{\max}} \times 2 \left( \frac{G_n - G_{\text{ref}}}{G_{\max} - G_{\min}} \right) \times x_{\max} = 2 \left( \frac{ADC_{\text{feedforward}} - ADC_{\text{ref}}}{ADC_{\max} - ADC_{\min}} \right) \times x_{\max} \quad (15)$$

where  $ADC_{\text{feedforward}}$  denotes the ADC extracted through the feedforward process and  $ADC_{\max}$  is the ADC extracted when the maximum value ( $x_{\max}$ ) of the input data is applied when the conductance of the synaptic cell is maximum (when the voltage stored in the capacitor is  $V_{\text{dd}}/2$ );  $ADC_{\min}$  is the ADC extracted when the maximum value ( $x_{\max}$ ) of the input data is applied when the conductance of the synaptic cell is minimum (when the voltage stored in the capacitor is  $-V_{\text{dd}}/2$ ). To determine  $ADC_{\max}$ ,  $ADC_{\min}$ ,  $ADC_{\text{ref}}$  in Equation (15), ADC was extracted for five cells before training, and  $ADC_{\max}$ ,  $ADC_{\min}$ ,  $ADC_{\text{ref}}$  were determined as the average of the five values obtained.

**MNIST Pattern Recognition Simulation using TTV1 with 6T1C Device:** To apply the Tiki-Taka algorithm using the 6T1C device, IBM Analog Hardware Acceleration<sup>[46]</sup> Kit ver.0.5.1 was used. First, the linearStepDevice

was modified to reflect the characteristics of the 6T1C device. Second, the TransferDevice was modified to apply the rTT algorithm. During ANN simulation,  $G_{leak}$  of 6T1C device follows  $N(G_{sym}, (0.15 * G_{sym})^2)$ , and a cycle-to-cycle standard deviation of 30% was used for every update. NL values of 6T1C, 0.2, 0.5, 1.0, 1.5, and 2.0 were swept, and in each case, the device-to-device standard deviation of 15% of the NL value was applied. Since the number of states of 6T1C can be  $> 10$  bits,  $\Delta w_{min} = 0.002$  ( $\approx 1000$  steps), and  $\Delta w_{min}$  device-to-device 6% was set. The weight leakage phenomenon of the auxiliary device was reflected just before updating the core device, and 15% device-to-device std was applied for retention. In the case of rTT, the initialization of the auxiliary device was set to  $G_{leak}$ , which was an initialization that was set naturally without applying any pulse to the device. As the core device, a virtual NVM with characteristics of  $\Delta w_{min} = 0.02$  ( $\approx 100$  steps),  $\Delta w_{min}$  device-to-device std 10%, NL = 1.8, NL device-to-device std 15%, and update cycle-to-cycle std 30% was used. When applying the TTV1, feedforward and backpropagation were performed only with the core device by setting gamma to 0 in  $W = \gamma A + C$ ,<sup>[25]</sup> and the update was performed on the auxiliary device (6T1C). The MLP neural network structure of the simulation consisted of 784 input neurons, 256, 128 hidden neurons, and ten output neurons, and a sigmoid function was used for the activation function between each layer. The logsoftmax classifier was applied to the output layer. up to 50 epochs were trained with a mini batch of one image, and the average accuracy of the last five epochs was used in Figure 4. For the LENET5 structure of the simulation,  $28 \times 28 \times 1$  image input, 16 conv1  $5 \times 5 \times 1$  kernel – hyperbolic tangent – maxpool –  $2 \times 2 \times 5 \times 5 \times 16$  kernel – hyperbolic tangent – maxpool – hyperbolic tangent – FC  $512 \times 256 \times 10$  – logsoftmax neural network structure was used. Up to 30 epochs were trained with a mini batch of four images, and the accuracy of the last five epochs was used in Figure 4. In addition, the weight updates of the devices were made to occur when the stochastically generated pulses based on the input and backpropagated values overlap at the same time according to the stochastic update scheme.<sup>[26]</sup>

## Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

## Acknowledgements

J.W., J.K., and S.H. contributed equally to this work. This research was supported by the National R&D Program through the National Research Foundation of Korea (NRF) funded by Ministry of Science and ICT (NRF-2020M3F3A2A01081240, NRF-2021M3F3A2A02037889). The EDA tool was supported by the IC Design Education Center (IDEC), Korea.

## Conflict of Interest

The authors declare no conflict of interest.

## Data Availability Statement

The data that support the findings of this study are available from the corresponding author upon reasonable request.

## Keywords

device-algorithm co-optimization, indium gallium zinc oxide thin film transistor (IGZO TFT), in-memory computing, neuromorphic, tiki-taka algorithm

Received: May 11, 2023  
Revised: June 28, 2023  
Published online:

- [1] J. J. Hopfield, *Proc. Natl. Acad. Sci. USA* **1982**, *79*, 2554.
- [2] H. Tsai, S. Ambrogio, P. Narayanan, R. M. Shelby, G. W. Burr, *J. Phys. D: Appl. Phys.* **2018**, *51*, 283001.
- [3] G. W. Burr, R. M. Shelby, S. Sidler, C. Di Nolfo, J. Jang, I. Boybat, R. S. Shenoy, P. Narayanan, K. Virwani, E. U. Giacometti, B. N. Kurdi, H. Hwang, *IEEE Trans. Electron Devices* **2015**, *62*, 3498.
- [4] V. Garcia, M. Bibes, *Nat. Commun.* **2014**, *5*, 4289.
- [5] R. Berdan, T. Marukame, K. Ota, M. Yamaguchi, M. Saitoh, S. Fujii, J. Deguchi, Y. Nishi, *Nat. Electron.* **2020**, *3*, 259.
- [6] M. Jerry, P. Y. Chen, J. Zhang, P. Sharma, K. Ni, S. Yu, S. Datta, presented at *IEEE Int. Electron Devices Meeting*, San Francisco, CA, USA **2017**.
- [7] H. Mulaosmanovic, J. Ocker, S. Muller, M. Noack, J. Muller, P. Polakowski, T. Mikolajick, S. Slesazek, presented at *2017 Symp. on VLSI Technology*, Kyoto, Japan **2017**.
- [8] S. Yu, P. Y. Chen, Y. Cao, L. Xia, Y. Wang, H. Wu, presented at *IEEE Int. Electron Devices Meeting (IEDM)*, Piscataway, NJ, USA **2015**.
- [9] L. Gao, I. T. Wang, P. Y. Chen, S. Vrudhula, J. S. Seo, Y. Cao, T. H. Hou, S. Yu, *Nanotechnology* **2015**, *26*, 455204.
- [10] M. Prezioso, F. Merrikh-Bayat, B. D. Hoskins, G. C. Adam, K. K. Likharev, D. B. Strukov, *Nature* **2015**, *521*, 61.
- [11] J. W. Jang, S. Park, G. W. Burr, H. Hwang, Y. H. Jeong, *IEEE Electron Device Lett.* **2015**, *36*, 457.
- [12] W. A. Borders, H. Akima, S. Fukami, S. Moriya, S. Kurihara, Y. Horio, S. Sato, H. Ohno, *Appl. Phys. Express* **2017**, *10*, 013007.
- [13] J. Grollier, D. Querlioz, K. Y. Camsari, K. Everschor-Sitte, S. Fukami, M. D. Stiles, *Nat. Electron.* **2020**, *3*, 360.
- [14] S. Kim, M. Lim, Y. Kim, H. D. Kim, S. J. Choi, *Sci. Rep.* **2018**, *8*, 2638.
- [15] D. Kuzum, S. Yu, H. S. Philip Wong, *Nanotechnology* **2013**, *24*, 382001.
- [16] S. Kim, T. Gokmen, H. M. Lee, W. E. Haensch, presented at *IEEE 60th Int. Midwest Symp. on Circuits and Systems (MWSCAS)*, Boston, MA, USA **2017**.
- [17] Y. Li, S. Kim, X. Sun, P. Solomon, T. Gokmen, H. Tsai, S. Koswatta, Z. Ren, R. Mo, C. Yeh, W. Haensch, E. Leobandung, presented at *IEEE Symp. on VLSI Technology*, Honolulu, HI, USA **2018**.
- [18] Y. Kohda, Y. Li, K. Hosokawa, S. Kim, R. Khaddam-Aljameh, Z. Ren, P. Solomon, T. Gokmen, S. Rajalingam, C. Baks, W. Haensch, E. Leobandung, presented at *IEEE Int. Electron Devices Meeting*, San Francisco, CA, USA **2020**.
- [19] Y. Sekine, K. Furutani, Y. Shionoiri, K. Kato, J. Koyama, S. Yamazaki, *ECS Trans.* **2019**, *37*, 77.
- [20] K. Kato, Y. Shionoiri, Y. Sekine, K. Furutani, T. Hatano, T. Aoki, M. Sasaki, H. Tomatsu, J. Koyama, S. Yamazaki, *Jpn. J. Appl. Phys.* **2012**, *51*, 021201.
- [21] D. Matsubayashi, Y. Asami, Y. Okazaki, M. Kurata, S. Sasagawa, S. Okamoto, Y. Iikubo, T. Sato, Y. Yakubo, R. Honda, M. Tsubuku, M. Fujita, T. Takeuchi, Y. Yamamoto, S. Yamazaki, *Int. Electron Devices Meeting*, Washington, DC **2015**.
- [22] S. Yamazaki, *ECS Trans.* **2013**, *54*, 85.
- [23] D. Saito, J. Doevenspeck, S. Cosemans, H. Oh, M. Perumkunnil, I. A. Papistas, A. Belmonte, N. Rassoul, R. Delhougne, G. Kar, P. Debacker, A. Mallik, D. Verkest, M. H. Na, *IEEE Trans. Electron Devices* **2020**, *67*, 4616.
- [24] S. Park, S. Seong, G. Jeon, W. Ji, K. Noh, S. Kim, Y. Chung, **2022**, *9*, 220054.
- [25] T. Gokmen, W. Haensch, *Front. Neurosci.* **2020**, *14*, 103.
- [26] A. Grossi, E. Vianello, M. M. Sabry, M. Barlas, L. Grenouillet, J. Coignus, E. Beigne, T. Wu, B. Q. Le, M. K. Wootters, C. Zambelli, E. Nowak, S. Mitra, *IEEE Trans. Electron Devices* **2019**, *66*, 1281.
- [27] A. Grossi, E. Nowak, C. Zambelli, C. Pellissier, S. Bernasconi, G. Cibrario, K. El Hajjam, R. Crochemore, J. F. Nodin, P. Olivo, L. Perniola, presented at *Int. Electron Devices Meeting*, San Francisco, CA, USA **2016**.

- [28] Y. Hayakawa, A. Himeno, R. Yasuhara, W. Boullart, E. Vecchio, T. Vandeweyer, T. Witters, D. Crotti, M. Jurczak, S. Fujii, S. Ito, Y. Kawashima, Y. Ikeda, A. Kawahara, K. Kawai, Z. Wei, S. Muraoka, K. Shimakawa, T. Mikawa, S. Yoneda, presented at *Digest of Technical Papers – Symp. VLSI Technology*, Kyoto, Japan **2015**.
- [29] A. Mallik, D. Garbin, A. Fantini, D. Rodopoulos, R. Degraeve, J. Stuijt, A. K. Das, S. Schaafsma, P. Debacker, G. Donadio, H. Hody, L. Goux, G. S. Kar, A. Furnemont, A. Mocuta, P. Raghavan, presented at *Digest of Technical Papers – Symp. VLSI Technology*, Kyoto, Japan **2017**.
- [30] J. F. Conley, *IEEE Trans. Device Mater. Reliab.* **2010**, *10*, 460.
- [31] T. Gokmen, Y. Vlasov, *Front. Neurosci.* **2016**, *10*, 333.
- [32] T. Gokmen, *Front. Artif. Intell.* **2021**, *4*, 699148.
- [33] M. J. Rasch, F. Carta, O. Fagbohunge, T. Gokmen, *arXiv* **2023**, 2303.04721.
- [34] C. Lee, K. Noh, W. Ji, T. Gokmen, S. Kim, *Front. Neurosci.* **2022**, *15*, 767953.
- [35] S. Agarwal, R. B. J. Gedrim, A. H. Hsia, D. R. Hughart, E. J. Fuller, A. A. Talin, C. D. James, S. J. Plimpton, M. J. Marinella, presented at *Digest of Technical Papers – Symp. VLSI Technology*, Kyoto, Japan **2017**.
- [36] S. Ambrogio, P. Narayanan, H. Tsai, R. M. Shelby, I. Boybat, C. Di Nolfo, S. Sidler, M. Giordano, M. Bodini, N. C. P. Farinha, B. Killeen, C. Cheng, Y. Jaoudi, G. W. Burr, *Nature* **2018**, *558*, 60.
- [37] D. M. Nminibapiel, D. Veksler, P. R. Shrestha, J. P. Campbell, J. T. Ryan, H. Baumgart, K. P. Cheung, *IEEE Electron Device Lett.* **2017**, *38*, 736.
- [38] V. Milo, A. Glukhov, E. Perez, C. Zambelli, N. Lepri, M. K. Mahadevaiah, E. P. B. Quesada, P. Olivo, C. Wenger, D. Ielmini, *IEEE Trans. Electron Devices* **2021**, *68*, 3832.
- [39] M. Onen, T. Gokmen, T. K. Todorov, T. Nowicki, J. A. del Alamo, J. Rozen, W. Haensch, S. Kim, *Front. Artif. Intell.* **2022**, *5*, 891624.
- [40] H. Kim, M. Rasch, T. Gokmen, T. Ando, H. Miyazoe, J.-J. Kim, J. Rozen, S. Kim, *arXiv* **2019**, v2, 1907.10228.
- [41] H. Baba, S. Ohshita, T. Hamada, Y. Ando, R. Hodo, T. Ono, T. Hirose, Y. Kurokawa, T. Murakawa, H. Kunitake, T. Nakura, M. Kobayashi, H. Yoshida, M. C. Chen, M. H. Liao, S. Z. Chang, S. Yamazaki, presented at *Technical Digest Int. Electron Devices Meeting*, San Francisco, CA, USA **2021**.
- [42] M. Oota, R. Hodo, T. Ikeda, S. Yamazaki, Y. Ando, K. Tsuda, T. Koshida, S. Oshita, A. Suzuki, K. Fukushima, S. Nagatsuka, T. Onuki, presented at *Technical Digest Int. Electron Devices Meeting*, San Francisco, CA, USA **2019**.
- [43] X. Duan, K. Huang, J. Feng, J. Niu, H. Qin, S. Yin, G. Jiao, D. Leonelli, X. Zhao, W. Jing, Z. Wang, Q. Chen, X. Chuai, C. Lu, W. Wang, G. Yang, D. Geng, L. Li, M. Liu, presented at *Technical Digest Int. Electron Devices Meeting*, San Francisco, CA, USA **2021**.
- [44] S. N. Choi, S. M. Yoon, *Electron. Mater. Lett.* **2021**, *17*, 485.
- [45] H. M. Ahn, Y. H. Kwon, N. J. Seong, K. J. Choi, C. S. Hwang, S. M. Yoon, *Electron. Mater. Lett.* **2022**, *18*, 294.
- [46] M. J. Rasch, D. Moreda, T. Gokmen, M. L Gallo, F. Carta, C. Goldberg, K. El Maghraoui, A. Sebastian, V. Narayanan, presented at *IEEE 3rd Int. Conf. on Artificial Intelligence Circuits and Systems*, Washington, DC, USA **2021**.