Full metadata record

DC FieldValueLanguage
dc.contributor.author노정진-
dc.date.accessioned2018-02-23T01:26:04Z-
dc.date.available2018-02-23T01:26:04Z-
dc.date.issued2015-10-
dc.identifier.citationANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, v. 85, No. 1, Page. 201-207en_US
dc.identifier.issn0925-1030-
dc.identifier.issn1573-1979-
dc.identifier.urihttps://link.springer.com/article/10.1007%2Fs10470-015-0609-9-
dc.identifier.urihttp://hdl.handle.net/20.500.11754/40266-
dc.description.abstractThis paper presents an improved 4-bit two-stage multi-stage noise shaping (MASH) delta-sigma modulator (DSM). The two-stage MASH DSM utilizes the second-order chain of cascade of integrators with feedforward (CIFF) and the cascade of integrators with distributed feedback (CIFB) architectures for the first and second stages, respectively. The 4-bit CIFF requires an active adder, which is conventionally implemented with a high-bandwidth high-swing amplifier. In the proposed DSM, the active adder is eliminated and the adder-less integrator is applied in the first stage of the MASH DSM. The first stage quantization noise, which is fed to the second stage, is conventionally extracted from the analog input and digital output of the quantizer in the first stage. The number of quantizer digital output paths increases exponentially with the quantization bit number. A large number of DAC feedback paths in the interstage is avoided by proposing a new interstage topology based on analog summing to derive the first stage quantization noise in the analog domain. The prototype DSM is fabricated in a 0.11-m CMOS process. When operating from a 1.2-V supply, the modulator achieves 67.8-dB peak SNDR, while consuming 25 mW, with an OSR of 8 at a 160-MHz sampling frequency.en_US
dc.description.sponsorshipThis research was supported in part by the MSIP (Ministry of Science, ICT and Future Planning), Korea, under the ITRC (Information Technology Research Center) support program (IITP-2015-H8501-15-1002) supervised by the IITP (Institute for Information & communications Technology Promotion) and supported in part by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education (2013R1A1A2011973).en_US
dc.language.isoen_USen_US
dc.publisherSPRINGERen_US
dc.subjectDelta-sigma modulatoren_US
dc.subjectOversamplingen_US
dc.subjectAnalog circuitsen_US
dc.subjectDESIGNen_US
dc.subjectADCen_US
dc.titleA 10-MHz multi-bit MASH delta-sigma modulator with analog summing interstageen_US
dc.typeArticleen_US
dc.relation.volume85-
dc.identifier.doi10.1007/s10470-015-0609-9-
dc.relation.page201-207-
dc.relation.journalANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING-
dc.contributor.googleauthorWang, ZD-
dc.contributor.googleauthorJung, Y-
dc.contributor.googleauthorRoh, J-
dc.relation.code2015003129-
dc.sector.campusE-
dc.sector.daehakCOLLEGE OF ENGINEERING SCIENCES[E]-
dc.sector.departmentDIVISION OF ELECTRICAL ENGINEERING-
dc.identifier.pidjroh-
Appears in Collections:
COLLEGE OF ENGINEERING SCIENCES[E](공학대학) > ELECTRICAL ENGINEERING(전자공학부) > Articles
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML


qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE