Parallelizing SHA-1

Title
Parallelizing SHA-1
Authors
원유집
Keywords
cryptography; Field-Programmable Gate Array (FPGA); hardware implementation; hash functions; Secure Hash Algorithm (SHA)
Issue Date
2015-07
Publisher
IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG
Citation
IEICE ELECTRONICS EXPRESS, v. 12, NO 12, Page. 1-2
Abstract
In this paper, we propose the parallel architecture for high speed calculations of SHA-1, a widely used cryptographic hash function. Parallel SHA-1 consists of a number of base modules which process the message digest in parallel manner. The base module uses state of art SHA-1 acceleration techniques: loop unfolding, pre-processing, and pipelining. We achieved the performance improvement of 5.8% over the pipeline architecture that is known to have nearly achieved the theoretical performance limit. We implemented our system on the Xilinx Virtex-6 FPGA and verified the operations by interfacing it with MicroBlaze soft processor core.
URI
https://www.jstage.jst.go.jp/article/elex/12/12/12_12.20150371/_articlehttp://hdl.handle.net/20.500.11754/26291
ISSN
1349-2543
DOI
http://dx.doi.org/10.1587/elex.12.20150371
Appears in Collections:
COLLEGE OF ENGINEERING[S](공과대학) > COMPUTER SCIENCE AND ENGINEERING(컴퓨터공학부) > Articles
Files in This Item:
Parallelizing SHA-1.pdfDownload
Export
RIS (EndNote)
XLS (Excel)
XML


qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE