715 0

Full metadata record

DC FieldValueLanguage
dc.contributor.author원유집-
dc.date.accessioned2016-09-23T01:14:58Z-
dc.date.available2016-09-23T01:14:58Z-
dc.date.issued2015-03-
dc.identifier.citationACM TRANSACTIONS ON STORAGE, v. 11, NO 2, Page. 1-25en_US
dc.identifier.issn1553-3077-
dc.identifier.issn1553-3093-
dc.identifier.urihttp://dl.acm.org/citation.cfm?id=2631922-
dc.identifier.urihttp://hdl.handle.net/20.500.11754/23298-
dc.description.abstractHandling of storage IO in modern operating systems assumes that such devices are slow and CPU cycles are valuable. Consequently, to effectively exploit the underlying hardware resources, for example, CPU cycles, storage bandwidth and the like, whenever an IO request is issued to such device, the requesting thread is switched out in favor of another thread that may be ready to execute. Recent advances in nonvolatile storage technologies and multicore CPUs make both of these assumptions increasingly questionable, and an unconditional context switch is no longer desirable. In this article, we propose a novel mechanism called SmartCon, which intelligently decides whether to service a given IO request in interrupt-driven manner or busy-wait-based manner based on not only the device characteristics but also dynamic parameters such as IO latency, CPU utilization, and IO size. We develop an analytic performance model to project the performance of SmartCon for forthcoming devices. We implement SmartCon mechanism on Linux 2.6 and perform detailed evaluation using three different IO devices: Ramdisk, low-end SSD, and high-end SSD. We find that SmartCon yields up to a 39% performance gain over the mainstream block device approach for Ramdisk, and up to a 45% gain for PCIe-based SSD and SATA-based SSDs. We examine the detailed behavior of TLB, L1, L2 cache and show that SmartCon achieves significant improvement in all cache misbehaviors.en_US
dc.description.sponsorshipThis work is supported by IT R&D program MKE/KEIT (No. 10041608, Embedded System Software for New-memory based Smart Device), and partially supported by IT R&D program MKE/KEIT. [No. 10035202, Large Scale hyper-MLC SSD Technology Development]. This research was also supported by the MSIP (Ministry of Science, ICT & Future Planning), Korea, under the ITRC (Information Technology Research Center) support program (NIPA-2014-H0301-14-1017) supervised by the NIPA (National IT Industry Promotion Agency).en_US
dc.language.isoenen_US
dc.publisherASSOC COMPUTING MACHINERYen_US
dc.subjectDesignen_US
dc.subjectAlgorithmsen_US
dc.subjectPerformanceen_US
dc.subjectNonvolatile memoryen_US
dc.subjectsolid state disken_US
dc.subjectcontext switchen_US
dc.subjectI/O subsystemen_US
dc.titleSmartCon: Smart Context Switching for Fast Storage Devicesen_US
dc.typeArticleen_US
dc.relation.no2-
dc.relation.volume11-
dc.identifier.doi10.1145/2631922-
dc.relation.page1-25-
dc.relation.journalACM TRANSACTIONS ON STORAGE-
dc.contributor.googleauthorGim, JongMin-
dc.contributor.googleauthorHwang, Taeho-
dc.contributor.googleauthorWon, Youjip-
dc.contributor.googleauthorKant, Krishna-
dc.relation.code2015006139-
dc.sector.campusS-
dc.sector.daehakCOLLEGE OF ENGINEERING[S]-
dc.sector.departmentDEPARTMENT OF COMPUTER SCIENCE-
dc.identifier.pidyjwon-
Appears in Collections:
COLLEGE OF ENGINEERING[S](공과대학) > COMPUTER SCIENCE AND ENGINEERING(컴퓨터공학부) > Articles
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML


qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE