21 0

Full metadata record

DC FieldValueLanguage
dc.contributor.author김병훈-
dc.date.accessioned2019-12-05T01:36:21Z-
dc.date.available2019-12-05T01:36:21Z-
dc.date.issued2019-07-
dc.identifier.citationINTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, Page. 1-17en_US
dc.identifier.issn0020-7543-
dc.identifier.issn1366-588X-
dc.identifier.urihttps://www.tandfonline.com/doi/full/10.1080/00207543.2019.1637035-
dc.identifier.urihttp://repository.hanyang.ac.kr/handle/20.500.11754/117394-
dc.description.abstractClassification of defect chip patterns is one of the most important tasks in semiconductor manufacturing process. During the final stage of the process just before release, engineers must manually classify and summarise information of defect chips from a number of wafers that can aid in diagnosing the root causes of failures. Traditionally, several learning algorithms have been developed to classify defect patterns on wafer maps. However, most of them focused on a single wafer bin map based on certain features. The objective of this study is to propose a novel approach to classify defect patterns on multiple wafer maps based on uncertain features. To classify distinct defect patterns described by uncertain features on multiple wafer maps, we propose a generalised uncertain decision tree model considering correlations between uncertain features. In addition, we propose an approach to extract uncertain features of multiple wafer maps from the critical fail bit test (FBT) map, defect shape, and location based on a spatial autocorrelation method. Experiments were conducted using real-life DRAM wafers provided by the semiconductor industry. Results show that the proposed approach is much better than any existing methods reported in the literature.en_US
dc.description.sponsorshipPart of this work was supported by the research fund of Hanyang University [grant number HY-2018-N], the Ministry of Education of the Republic of Korea and the National Research Foundation of Korea [grant number NRF-2018S1A5A8026857].en_US
dc.language.isoen_USen_US
dc.publisherTAYLOR & FRANCIS LTDen_US
dc.subjectDRAMen_US
dc.subjectsemiconductor waferen_US
dc.subjectuncertain data classificationen_US
dc.subjectuncertain featureen_US
dc.titleA generalised uncertain decision tree for defect classification of multiple wafer mapsen_US
dc.typeArticleen_US
dc.identifier.doi10.1080/00207543.2019.1637035-
dc.relation.page1-17-
dc.relation.journalINTERNATIONAL JOURNAL OF PRODUCTION RESEARCH-
dc.contributor.googleauthorKim, B.-
dc.contributor.googleauthorJeong, Y.-S.-
dc.contributor.googleauthorJeong, M.K.-
dc.contributor.googleauthorTong, S.H.-
dc.relation.code2019001967-
dc.sector.campusE-
dc.sector.daehakCOLLEGE OF ENGINEERING SCIENCES[E]-
dc.sector.departmentDEPARTMENT OF INDUSTRIAL AND MANAGEMENT ENGINEERING-
dc.identifier.pidbyungkim-
Appears in Collections:
COLLEGE OF ENGINEERING SCIENCES[E](공학대학) > INDUSTRIAL AND MANAGEMENT ENGINEERING(산업경영공학과) > Articles
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML


qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE