Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 이성준 | - |
dc.date.accessioned | 2019-08-12T07:26:33Z | - |
dc.date.available | 2019-08-12T07:26:33Z | - |
dc.date.issued | 2006-09 | - |
dc.identifier.citation | 2006 IEEE Autotestcon, Page. 86-92 | en_US |
dc.identifier.issn | 1088-7725 | - |
dc.identifier.issn | 1558-4550 | - |
dc.identifier.uri | https://ieeexplore.ieee.org/document/4062340 | - |
dc.identifier.uri | https://repository.hanyang.ac.kr/handle/20.500.11754/108500 | - |
dc.description.abstract | The test of chip has become an important issue as its complexity has been dramatically increased. Currently, system-on-chip (SoC) is major product that can be used for many applications. Since the SoC is a chip designed by VLSI design techniques, its methodologies of design and test are similar to conventional chip manufacturing aspects. However, the complexity, developing procedures, and many other things are different from the case of the conventional chips. Thus, new test approach is needed for complex SoC. The proposed economics model for SoC helps the chip developers predict total cost of SoC development at the early design stage, and decide the strategy to test by cost-effective way. | en_US |
dc.language.iso | en_US | en_US |
dc.publisher | IEEE | en_US |
dc.title | Cost Effective Test Planning for System-on-Chip Manufacture | en_US |
dc.type | Article | en_US |
dc.identifier.doi | 10.1109/AUTEST.2006.283605 | - |
dc.contributor.googleauthor | Lee, S. | - |
dc.contributor.googleauthor | Ambler, A.P. | - |
dc.sector.campus | E | - |
dc.sector.daehak | COLLEGE OF ENGINEERING SCIENCES[E] | - |
dc.sector.department | DEPARTMENT OF INTEGRATIVE ENGINEERING | - |
dc.identifier.pid | lsj | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.