21 0

Design of Digital Decimation Filter for Delta-Sigma A/D Converters

Title
Design of Digital Decimation Filter for Delta-Sigma A/D Converters
Author
노정진
Issue Date
2007-07
Publisher
대한전자공학회
Citation
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications; ITC-CSCC : 2007, Page. 645 - 646
Abstract
This paper presents details of the design and implementation of a fully synthesized digital decimation filter that provides time-to-market advantage for delta-sigma analog-todigital converters. This decimation filter is fabricated in 0.25-㎛ CMOS technology with 1.36 ㎡ of active area, and shows 4.4 ㎽ power consumption at a clock rate of 2.8224 ㎒. Experimental results show that this digital decimation filter is suitable for oversampled data converters and can be ported to new processes with fast redesign time since it does not have processdependent ROM or RAM circuits.
URI
http://www.dbpia.co.kr/journal/articleDetail?nodeId=NODE01599833&language=ko_KRhttp://repository.hanyang.ac.kr/handle/20.500.11754/106721
Appears in Collections:
COLLEGE OF ENGINEERING SCIENCES[E](공학대학) > ELECTRICAL ENGINEERING(전자공학부) > Articles
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML


qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE