Received 11 July 2020: revised 15 September 2020 and 21 October 2020: accepted 14 November 2020. Date of publication 19 November 2020: date of current version 28 January 2021. The review of this article was arranged by Editor S. Vaziri.

Digital Object Identifier 10.1109/JEDS.2020.3039370

# **High Hole Mobility and Low Leakage** Thin-Body (In)GaSb p-MOSFETs Grown on **High-Bandgap AlGaSb**

SANG-HYEON KIM<sup>®</sup><sup>1</sup> (Member, IEEE), ILPYO ROH<sup>2</sup>, JAE-HOON HAN<sup>2</sup>, DAE-MYEONG GEUM<sup>®</sup><sup>1</sup>, SEONG KWANG KIM<sup>1</sup>, SOO SEOK KANG<sup>2</sup>, HANG-KYU KANG<sup>2</sup>, WOO CHUL LEE<sup>3</sup>, SEONG KEUN KIM<sup>3</sup>, DO KYUNG HWANG<sup>2</sup>, YUN HEUB SONG<sup>10</sup><sup>4</sup>, AND JIN DONG SONG<sup>2</sup>

1 School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon 34141, South Korea

2 Center for Opto-electronic Materials and Devices, Korea Institute of Science and Technology, Seoul 02792, South Korea 3 Center for Electronic Materials, Korea Institute of Science and Technology, Seoul 02792, South Korea

4 Department of Electronics and Computer Engineering, Hanyang University, Seoul 04763, South Korea

CORRESPONDING AUTHORS: S.-H. KIM, Y. H. SONG, AND J. D. SONG (e-mail: shkim.ee@kaist.ac.kr; yhsong@hanyang.ac.kr; jdsong@kist.re.kr)

This work was supported in part by the KIST Internal Research Program under Grant 2E28180; in part by the National Research Foundation of Korea under Grant 201902071513 and

Grant 201902071513; and in part by BK21plus. (Sang-Hyeon Kim and Ilpyo Roh contributed equally to this work.)

**ABSTRACT** In this study, we demonstrated low leakage current and high mobility thin body (In)GaSb p-FETs. Through the optimization of the V/III ratio during the epitaxial growth, we achieved a highly insulating bottom Al<sub>0.95</sub>Ga<sub>0.05</sub>Sb barrier, which eliminates the junction leakage. We also suppressed the interface trap-assisted surface leakage current by introducing In<sub>0.53</sub>Ga<sub>0.47</sub>As surface passivation on the GaSb channel. Furthermore, GaSb/InGaSb/GaSb quantum well (QW) channel structure provided significant improvement in effective mobility ( $\mu_{eff}$ ) characteristics. As a result, the fabricated devices showed the lowest off-leakage current ( $I_{\text{off}}$ ), subthreshold slope (S.S.) and high  $\mu_{\text{eff}}$  among reported GaSb p-MOSFETs.

INDEX TERMS GaSb, III-V, ultra-thin-body (UTB), InGaAs passivation.

## I. INTRODUCTION

III-V compound semiconductors have been studied as alternative channel materials for next-generation logic [1]-[5]. Inherent physical properties such as superior transport characteristics motivated the use of these materials. Recently, its low process temperature turned out as the additional benefits of III-V for monolithic 3D (M3D) integration, which is another knob to reduce the power consumption and increase the performance of complementary metal-oxidesemiconductor (CMOS) circuits [6]-[9]. However, unbalanced performance between n-FET and p-FET is one of the fundamental problems to fabricate CMOS circuits due to the relatively low hole mobility of III-V materials [5].

Among a tremendous number of material combinations of III-V compound semiconductors, III-antimonide (Sb) materials have high hole mobility exceeding  $1000 \text{ cm}^2/\text{V} \cdot \text{s}$ , which is 5 times higher than that of Si. Moreover, the hole mobility

of III-Sb materials can be noticeably increased by strain engineering [10]–[14].

Although the potential of these materials has been reported by many groups, the progress of III-Sb FETs has been quite slow and the number of reports is limited due to the difficult material growth and material control during the device fabrication process [10]–[22]. Moreover, MOS interface control has been difficult, resulting in lower effective mobility ( $\mu_{eff}$ ) and high off-state leakage current  $(I_{off})$ . Indeed, the typical Ioff of reported GaSb p-MOSFET is large even for long channel devices. Such high  $I_{off}$  includes junction leakage current and surface leakage current through a large number of interface traps at the MOS interface.

To solve these issues, in this study, we demonstrate the thin-body (In)GaSb p-MOSFET using a novel barrier underneath the channel, good MOS interface, and compressively strained InGaSb channel. First, we developed the semi-insulating the Al<sub>0.95</sub>Ga<sub>0.05</sub>Sb (AlGaSb) barrier



**FIGURE 1.** V/III ratio dependence of Al<sub>0.95</sub>Ga<sub>0.05</sub>Sb buffer characteristics (FWHM,  $\rho$ , and  $R_{rms}$ ) grown on GaAs substrate and its XRD spectra.

on a GaAs substrate to eliminate the junction leakage. Second, to form a good MOS interface and reduce interface trap-assisted surface leakage, we introduced the In<sub>0.53</sub>Ga<sub>0.47</sub>As passivation layer on (In)GaSb channel layers. Here, we chose In<sub>0.53</sub>Ga<sub>0.47</sub>As because In<sub>0.53</sub>Ga<sub>0.47</sub>As has a proper band offset to confine hole at the high-quality epitaxial interface between In<sub>0.53</sub>Ga<sub>0.47</sub>As and (In)GaSb. Moreover, good interfacial quality is expected by utilizing lower interface trap density  $(D_{it})$  at mid-gap to valence band in Al<sub>2</sub>O<sub>3</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As compared to lattice-matched InAs passivation, which has been much studied to passivate GaSb [23], [24]. Finally, we introduced a compressively strained In<sub>0.25</sub>Ga<sub>0.75</sub>Sb quantum well (QW) channel to enhance mobility through reduced effective mass and Coulomb scattering/thickness-fluctuation scattering [25], [26]. Through these engineering, we demonstrated high-performance (In)GaSb p-FETs showing remarkably low  $I_{\text{off}}$ , subthreshold slope (S.S.), and high  $\mu_{\text{eff}}$ .

#### **II. DEVICE FABRICATION**

To obtain good insulating properties of the barrier layer, we grew high-quality epitaxial films of Al<sub>0.95</sub>Ga<sub>0.05</sub>Sb using a molecule beam epitaxy (MBE). First, we carefully investigated the influence of the V/III ratio during the epitaxial growth since this parameter is very important to guarantee the insulating properties and smooth surface of the Al<sub>0.95</sub>Ga<sub>0.05</sub>Sb buffer layer [4]. Fig. 1 summarizes the impact of Sb flux (V/III ratio) during the growth on crystal quality, electrical properties, and morphology characteristics of Al<sub>0.95</sub>Ga<sub>0.05</sub>Sb layers. We found that there is an optimum V/III ratio considering the trade-off among full width at half maximum (FWHM) of X-ray diffraction (XRD) spectra, resistivity ( $\rho$ ), and surface root mean square roughness ( $R_{\rm rms}$ ) of Al<sub>0.95</sub>Ga<sub>0.05</sub>Sb layer. The Sb flux of  $1.9 \times 10^{-6}$  Torr was the balanced condition to provide high quality and good surface morphology of Al<sub>0.95</sub>Ga<sub>0.05</sub>Sb



FIGURE 2. (a) Cross-sectional TEM image of the fabricated thin-body InGaAs/GaSb/InGaSb/GaSb on AlGaSb barrier on GaAs and (b) high-resolution image of (a), (c) FFT pattern of channel region, and EDX mapping image of (d) Ga (e) As (f) In, Ga, As. (g) Band diagram and carrier distribution in this sample and (i) GaSb channel sample.

film. With that growth condition, Al<sub>0.95</sub>Ga<sub>0.05</sub>Sb shows a small FWHM of 0.14° in XRD shown in Fig. 1(b), high  $\rho$  of 0.3 M $\Omega$ ·cm, and smooth surface with a low  $R_{\rm rms}$  of 0.4 nm. We used this condition to grow the epitaxial structure for In<sub>0.25</sub>Ga<sub>0.75</sub>Sb p-MOSFETs. For the device layers, we grew 1.5-nm-thick In<sub>0.53</sub>Ga<sub>0.47</sub>As/5-nmthick GaSb/5-nm-thick In<sub>0.25</sub>Ga<sub>0.75</sub>Sb/5-nm-thick GaSb/950nm-thick Al<sub>0.95</sub>Ga<sub>0.05</sub>Sb on (100) S.I. GaAs substrates by MBE. For GaSb single-channel MOSFETs, 15-nm-thick GaSb was grown instead of 5-nm-thick GaSb/5-nm-thick In<sub>0.25</sub>Ga<sub>0.75</sub>Sb/5-nm-thick GaSb QW.

To investigate the quality of the epitaxial films, we carried out cross-sectional transmission electron microscopy (TEM) measurement. Figs. 2(a) and 2(b) show the cross-sectional TEM of the sample including GaSb/In<sub>0.25</sub>Ga<sub>0.75</sub>Sb/GaSb QW channel, indicating the excellent crystal quality of the channel layer and the abrupt interfaces between each material. Fig. 2(c)-(f) shows the Fast Fourier transform (FFT) image of the channel region and Energy-dispersive X-ray spectroscopy (EDX) mapping image of In, Ga, and As. It also confirmed single-crystalline behaviors and abrupt material interfaces. The thin InGaAs passivation layer was uniformly formed on top of the channel.



FIGURE 3. Fabrication process flow of  $In_{0.25}Ga_{0.75}Sb$  QW p-MOSFET and the schematic image of the final device stricture.

To see the impact of this channel structure on the carrier distribution, we calculated the band diagram and carrier distribution by solving 1D Poisson's equations. Fig. 2(g), (i) shows the band diagram and carrier distribution in InGaAs/GaSb/InGaSb/GaSb/AlGaSb and InGaAs/GaSb/AlGaSb sample. A large valence band offset between InGaAs and GaSb provides strong hole confinement in the channel layer. QW channel structure provides a higher hole population in the InGaSb layer.

Using this wafer, we fabricated  $In_{0.25}Ga_{0.75}Sb$  QW and GaSb p-MOSFETs. Fig. 3 shows the device fabrication process and its schematic image of the final device cross-section.

First, we carried out the pre-treatment for the sample in HF 1% solutions for 1 min. After the pretreatment process, we deposited 5-nm-thick Al<sub>2</sub>O<sub>3</sub> as the gate oxide at 250 °C by atomic layer deposition (ALD). Then, each device was isolated by mesa etching using wet etchants of BOE, Citric acid:  $H_2O_2 = 3$ : 1, and HCl:  $H_2O$ :  $H_2O_2 = 50$ : 50: 1 for Al<sub>2</sub>O<sub>3</sub>, InGaAs, and (In)GaSb, respectively. For source and drain ohmic contacts, we deposited 30-nm-thick Pt as a metal S/D [27], [28]. Finally, second gate oxide 10-nm-thick Al<sub>2</sub>O<sub>3</sub> was deposited at 250°C by ALD and Pt gate was formed, followed by rapid thermal annealing (RTA) in the N<sub>2</sub> atmosphere. Here, the second gate oxide was deposited to avoid the gate leakage through the overlap region between S/D metal and gate metal, thereby, the total oxide thickness was 15 nm.

#### **III. RESULTS AND DISCUSSION**

## A. IMPACT OF INGAAS PASSIVATION LAYER AND THERMAL TREATMENT IN GASB P-MOSFET

To investigate the impact of InGaAs passivation, we compared the transfer curves of the GaSb p-MOSFET with and without InGaAs passivation. The transfer characteristics of those devices are shown in Fig. 4(a). InGaAs-passivated GaSb p-MOSFET shows significant improvement in switching characteristics. On-current ( $I_{on}$ ),  $I_{off}$ , and S.S. characteristics were improved by the InGaAs passivation, as shown in Fig. 4(b). These results strongly suggest that poor GaSb surface can be improved by thin InGaAs epitaxial passivation, resulting in higher  $I_{on}$  and reduced trap-assisted leakage and S.S.



FIGURE 4. Transfer curve of GaSb p-MOSFETs w/ and w/o InGaAs passivation. InGaAs reduces I<sub>off</sub> and enhances I<sub>on</sub>.



**FIGURE 5.** (a)  $I_{DS} - V_{GS}$  curves of GaSb p-MOSFET with InGaAs passivation, RTA at 250°C,  $L_G = 5 \ \mu m$ ,  $W_G = 20 \ \mu m$  showing low S.S. of 198 mV/dec and large  $I_{on}/I_{off}$  of > 10<sup>3</sup> and (b) output characteristics of the device.

Fig. 5 shows excellent drain current  $(I_{DS})$ -gate voltage  $(V_{GS})$  and  $I_{DS}$ -drain voltage  $(V_{DS})$  curves of the GaSb p-MOSFET with InGaAs passivation, RTA at 250°C, gate length  $(L_G) = 5 \ \mu$ m, gate width  $(W_G) = 20 \ \mu$ m, showing small *S.S.* of 198 mV/dec, high  $I_{on}/I_{off}$  ratio of  $2.3 \times 10^3$ , and clear current saturation in output curve.

Since thermal treatment has been known to improve interfacial characteristics of the  $Al_2O_3/InGaAs$  interface, we carried out RTA for GaSb p-MOSFETs with InGaAs passivation [29]. Fig. 6 shows the systematic investigation of the impact of RTA temperature on switching characteristics of the devices. Here, RTA was carried out in N<sub>2</sub> ambient for 1 min.

In these results, the performance metrics ( $I_{off}$ , S.S.,  $I_{on}/I_{off}$ ,  $\mu_{eff}$ ) improve with an increase of the annealing temperature at a relatively low-temperature range, indicating that the interfacial properties of the Al<sub>2</sub>O<sub>3</sub>/InGaAs passivation layer were improved by RTA. However, off-state behavior ( $I_{off}$ , S.S.,  $I_{on}/I_{off}$ ) degrades with RTA at higher than 300°C, whereas  $\mu_{eff}$  constantly increases with increasing RTA temperature up to at least 310°C. These results indicate that the degradation of off-state characteristics is probably originated



**FIGURE 6.** RTA temperature dependence of (a)  $I_{off'}$  (b)  $I_{on}/I_{off'}$  (c) S.S., and (d)  $\mu_{eff}$  characteristics of GaSb p-MOSFET with InGaAs passivation. Good off-characteristics were obtained with RTA at around 250°C, whereas  $\mu_{eff}$  gradually increases with increasing RTA temperature. This indicates process modification will provide further improvement.

from junction degradation rather than  $D_{it}$  increase at the interface. Therefore, further improvement will be expected by process modification considering the trade-off between the improvement in interfacial properties and junction characteristics. In the present study, to achieve the balanced on-and off-state characteristics, we used RTA at 250°C in other devices.

## B. ELECTRICAL CHARACTERISTICS OF THIN-BODY INGASB P-MOSFETS

To achieve higher mobility, we introduced the QW channel structure composed of GaSb/InGaSb/GaSb layers [25], [26]. Figures 7(a) and (b) show the  $I_{\rm DS} - V_{\rm GS}$  and  $I_{\rm DS} - V_{\rm DS}$  characteristics of the thin-body-GaSb/InGaSb/GaSb QW p-MOSFET with InGaAs surface passivation. Even with the lattice-mismatched InGaSb channel layer, a small  $I_{\rm off}$  was obtained. A positive threshold voltage shift was observed due to the InGaSb layer compared to the pure GaSb channel. Output curve in Fig. 7(b) also showed a clear current saturation.

As described earlier, we introduced a QW channel structure to further enhance  $\mu_{eff}$ . To see the impact of the channel structure, we plotted the on-resistance as a function of the channel length in Fig. 8(a). In this figure, the slope in InGaSb QW p-MOSFET is much smaller than that of GaSb p-MOSFET, indicating that the  $\mu_{eff}$  of InGaSb QW channel is higher than that of the GaSb channel. Fig.8 (b) shows  $\mu_{\text{eff}}$  characteristics in InGaSb QW p-MOSFET and GaSb p-MOSFETs. Here, we have extracted the  $\mu_{eff}$  from the relationship,  $\mu_{\text{eff}} = L_{\text{G}} \cdot I_{\text{DS}} / (W_{\text{G}} \cdot C_{\text{ox}} \cdot (V_{\text{GS}} - V_{\text{th}}))$ , where  $C_{\text{ox}}$ and  $V_{\rm th}$  are oxide capacitance and threshold voltage, respectively. The sheet charge density  $(N_s)$  was approximated by  $C_{\rm ox} \cdot (V_{\rm GS} - V_{\rm th})$ .  $C_{\rm ox}$  was estimated by measuring the  $C_{\rm ox}$  of Pt/Al<sub>2</sub>O<sub>3</sub>/InGaAs control capacitor, thereby, InGaAs capacitance has not been taken account in the MOSFETs. This can slightly underestimate the  $\mu_{eff}$ , but the impact should be less than 4%. The  $\mu_{eff}$  in InGaSb QW p-MOSFETs showed a higher value than that of GaSb p-MOSFETs at the whole  $N_{\rm s}$  range with approximately 1.7 times enhancement factor. This would be attributed to the higher mobility of the



**FIGURE 7.** (a)  $I_{DS} - V_{GS}$  curves of the GaSb/InGaSb/GaSb QW p-FET with InGaAs passivation,  $L_G = 5 \ \mu$ m, and (b) output characteristics of the device.  $I_{on}$  was significantly improved from Fig. 5, while  $I_{off}$  remaining similar.



**FIGURE 8.**  $\mu_{\text{eff}} - N_{\text{s}}$  characteristics of the GaSb and InGaSb QW p-FETs showing large enhancement of  $\mu_{\text{eff}}$  in QW.

InGaSb channel than pure GaSb channel, whereas holes are not fully confined in the InGaSb layer. A higher hole population in the InGaSb layer successfully increased the  $\mu_{eff}$ without significant change in the electrostatic performance.

#### C. EVALUATION OF INTERFACE AND CHANNEL QUALITY

Since off-state characteristics can degrade *S.S.* (not only by  $D_{it}$ ) in Fig. 6,  $D_{it}$  extraction from *S.S.* value may not always provide correct  $D_{it}$ . Therefore, to eliminate the effect of  $I_{off}$  and extract reliable  $D_{it}$  in our devices, we investigated the temperature dependence of *S.S.* in Fig. 9. We theoretically calculated *S.S.* value using the following equation and plotted them for  $D_{it}$  of  $10^{11}$ ,  $10^{12}$ , and  $10^{13}$  eV<sup>-1</sup>·cm<sup>-2</sup> in the same graph.

$$S.S. = 2.3 \frac{kT}{q} \left[ 1 + \frac{C_d + C_{it}}{C_i} \right]$$
(1)

where k is Boltzmann's constant, q is the electronic charge, T is measurement temperature, and  $C_d$ ,  $C_{it}$ , and  $C_i$  are the depletion capacitance, interface capacitance, and gate oxide capacitance respectively. Here,  $C_d$  was calculated by  $k\varepsilon_0/t$ ,



**FIGURE 9.** Temperature dependence of *S.S.* of GaSb p-MOSFET with InGaAs passivation. The calculated line and measured data indicate very low *D*<sub>it</sub> in our device. Temperature dependence of *I*<sub>off</sub> of GaSb p-MOSFET with InGaAs passivation showing not so high activation energy.

where k,  $\varepsilon_0$ , and t are relative permittivity, vacuum dielectric constant, and channel thickness, respectively because the 15-nm-thick channel should be fully depleted. At a higher temperature than 250K, S.S. shows the sharp increase with increasing temperature, indicating that  $I_{\text{off}}$  degrades S.S. and it hinders extracting the correct S.S. decided by  $D_{it}$ . On the other hand, the experiment S.S. follows the calculated S.S. with  $D_{\rm it}$  of  $10^{11}$  eV<sup>-1</sup>·cm<sup>-2</sup> at low temperature, because Ioff does not impact anymore due to sufficiently lowered  $I_{\rm off}$  at low temperature. It should be noted that obtained Dit is exceptionally low for GaSb-based MOSFETs, indicating that the MOS interface is significantly improved by InGaAs passivation. Furthermore, S.S. is expected to be further improved by scaling EOT and further reducing  $D_{it}$ . With this very low  $D_{\rm it}$ ,  $\mu_{\rm eff}$  characteristics of the MOSFETs seems to be not sufficiently high. We think that this would be related to the channel quality and thickness. With the same gate stack, we obtained much higher mobility in InGaSb MOSFETs than GaSb MOSFETs, indicating gate stack is not a limiting factor for effective mobility in our devices. Therefore, there are many rooms to improve effective mobility by further optimization in epitaxial growth and channel structure. A potential technological issue for InGaAs passivation would be the scaling limit due to the existence of InGaAs, which will reduce the gate capacitance. However, the dielectric constant of InGaAs is 13.8, which corresponds to the EOT of 4.2 Å when the thickness is 1.5 nm Therefore, the EOT penalty will be not that large considering the possibility to further reduce the thickness by the process optimization.

To qualify the S/D junction and limiting factor of  $I_{off}$ , we extracted activation energy ( $E_a$ ) of  $I_{off}$ , as in Fig. 9(b). Extracted  $E_a$  was found to be lower than half of the bandgap of GaSb channel, indicating  $I_{off}$  is still affected by trap-assisted transport and/or surface leakage at present devices.  $E_a$  extracted from InGaSb p-MOSFETs was found to be 0.13 eV, which is quite similar to the  $E_a$  of GaSb p-MOSFETs. Improvement in crystal quality and process



FIGURE 10. (a)  $I_{DS} - V_{GS}$  curves of GaSb p-MOSFET with various  $W_G$  from 20 to 400  $\mu$ m. (b)  $I_{off}$  ( $I_{DS}$  at  $V_{GS} = 2.5V$ ) values as a function of  $1/W_G$ .



**FIGURE 11.** Benchmarks of (a)  $I_{off} - V_{DS}$ , (b)  $\mu_{eff} - I_{on}/I_{off}$  in GaSb, and InGaSb QW p-MOSFETs.

optimization will provide further improvement in the device performance.

To investigate the amount of surface leakage current more quantitively, we evaluated the impact of the mask layout on  $I_{off}$ . We compared the electrical characteristics of GaSb p-MOSFETs with various  $W_G$  from 20 to 400  $\mu$ m. Fig. 10(a) shows the transfer curves of GaSb p-MOSFETs with various  $W_{G}$ .  $I_{on}$  and S.S. characteristics were almost the same, but  $I_{\text{off}}$  improves with increasing  $W_G$ , indicating there is still noticeable surface leakage on the sidewall in the present devices. Fig. 10(b) shows the  $I_{off}$  as a function of  $1/W_{\rm G}$ . Here,  $I_{\rm off}$  is taken at  $V_{\rm GS} = 2.5 \rm V$ . We found that dots pointed in this graph shows a linear relationship indicating leakage portion flowing through the sidewall  $(I_{side})$ , where is not covered by InGaAs. Here, we extracted the bulky component of  $I_{off}$  ( $I_{bulk}$ ), which is proportional to  $W_{\rm G}$ , and  $I_{\rm side}$  from the y-intercept and slope of the graph.  $I_{\text{bulk}}/I_{\text{side}}$  at  $V_{\text{DS}}$  of -0.05V and -0.5V was found to be  $5.45 \times 10^{-6} \ \mu A/\mu m/4.12 \times 10^{-4} \ \mu A/\mu m^2$ ,  $5.40 \times 10^{-5} \ \mu \text{A}/\mu \text{m}/4.06 \times 10^{-3} \ \mu \text{A}/\mu \text{m}^2$ , respectively. These results strongly indicate that  $I_{side}$  due to nonpassivated surfaces by InGaAs should be reduced to achieve lower  $I_{off}$  in the future.

Fig. 11 shows the benchmark of  $I_{\rm off} - V_{\rm DS}$ , and  $\mu_{\rm eff} - I_{\rm on}/I_{\rm off}$  in GaSb and InGaSb p-MOSFETs reported so far [1-15]. For a fair comparison, we took all  $I_{\rm off}$  from long channel devices. We found that our thin-body (In)GaSb p-FETs with InGaAs passivation shows remarkable off-state characteristics as well as on-state characteristics.

## **IV. CONCLUSION**

In this work, we investigated thin-body (In)GaSb p-MOSFETs with bulk, channel, and interface engineering. First, we systematically investigated the buffer layer quality of Al<sub>0.95</sub>Ga<sub>0.05</sub>Sb with various Sb effective fluxes to guarantee low substrate leakage with high electrical resistance. We obtained a high-quality buffer layer of Al<sub>0.95</sub>Ga<sub>0.05</sub>Sb with FWHM of 0.14°,  $\rho$  of 0.3 MΩ·cm, and smooth surface with R<sub>rms</sub> of 0.4 nm at Sb effective flux of  $1.9 \times 10^{-6}$  Torr. Using this condition, we grew the epitaxial structure for (In)GaSb pFETs. Second, to improve hole mobility, we used channel strain and reducing coulomb scattering with GaSb/InGaSb/GaSb QW channel structure. Third, in interface engineering, we demonstrated the InGaAs passivation layer for low surface leakage with low D<sub>it</sub> value.

Using this high-quality new thin-body-(In)GaSb epistructure, we fabricated with the gate-oxide-first process and analyzed the electrical characteristics. We measured the transfer curve of with and without InGaAs passivation layer GaSb p-MOSFETs and indicating that with InGaAs passivation layer sample shows better switching performance of Ion/Ioff and S.S. than without the InGaAs passivation layer. Then, we analyzed electrical characteristics with different RTA temperature. The data show that device performance was improved with increasing RTA temperature under 300 °C, however higher than 300°C, the off-state behavior (Ioff, S.S., Ion/Ioff) is degraded. To achieve the balanced on- and off-state characteristics, we used RTA at 250°C. Our (In)GaSb pFETs show the excellent electrical properties of low I<sub>off</sub>, S.S., and high  $\mu_{eff}$ via optimization of the insulating barrier, improved interface quality with InGaAs passivation layer and QW channel structure. These devices showed nearly record-performance in  $I_{off} - V_D$  and  $\mu_{eff} - I_{on}/I_{off}$  among reported (In)GaSb based devices.

#### REFERENCES

- S.-H. Kim *et al.*, "High-performance InAs-on-insulator n-MOSFETs with Ni-InGaAs S/D realized by contact resistance reduction technology," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3342–3350, Oct. 2013, doi: 10.1109/TED.2013.2279363.
- [2] S.-H. Kim *et al.*, "High performance tri-gate extremely thin-body InAs-on-insulator MOSFETs with high short channel effect immunity and tunability," *IEEE Trans. Electron Devices*, vol. 61, no. 5, pp. 1354–1360, Apr. 2014, doi: 10.1109/TED.2014.2312546.
- [3] D.-M. Geum *et al.*, "Ultra-high-throughput production of III-V/Si wafer for electronic and photonic applications," *Sci. Rep.*, vol. 6, Feb. 2016, Art. no. 20610, doi: 10.1038/srep20610.
- [4] I. Roh et al., "High hole mobility in strained In<sub>0.25</sub>Ga<sub>0.75</sub>Sb quantum well with high quality Al<sub>0.95</sub>Ga<sub>0.05</sub>Sb buffer layer," Appl. Phys. Lett., vol. 113, Aug. 2018, Art. no. 093501, doi: 10.1063/1.5043509.

- [5] I. P. Roh, S.-H. Kim. Y. H. Song, and J. D. Song, "Uniformly strained AlGaSb/InGaSb/AlGaSb quantum well on GaAs substrates for balanced complementary metal-oxide-semiconductors," *Current Appl. Phys.*, vol. 17, no. 3, pp. 417–421, Mar. 2017, doi: 10.1016/j.cap.2017.01.003.
- [6] S. K. Kim *et al.*, "Cost-effective fabrication of In<sub>0.53</sub>Ga<sub>0.47</sub>Asoninsulator on Si for monolithic 3D via novel epitaxial liftoff (ELO) and donor wafer re-use," in *Proc. IEEE Electron Devices Meeting*, San Francisco, CA, USA, Dec. 2016, p. 616, doi: 10.1109/IEDM.2016.7838479.
- [7] S. K. Kim *et al.*, "Impact of ground plane doping and bottomgate biasing on electrical properties in In<sub>0.53</sub>Ga<sub>0.47</sub>As-OI MOSFETs and donor wafer reusability toward monolithic 3-D integration with In<sub>0.53</sub>Ga<sub>0.47</sub>as channel," *IEEE Trans. Electron Devices*, vol. 65, no. 5, pp. 1862–1868, May 2018, doi: 10.1109/TED.2018.2810304.
- [8] S.-H. Kim *et al.*, "Heterogeneous integration toward a monolithic 3-D chip enabled by III-V and Ge materials," *IEEE J. Electron Devices Soc.*, vol. 6, pp. 579–587, Feb. 2018, doi: 10.1109/JEDS.2018.2802840.
- [9] S.-K. Kim *et al.*, "3D stackable synaptic transistor for 3D integrated artificial neural networks," *ACS Appl. Mater. Interface*, vol. 12, pp. 7372–7380, Jan. 2020, doi: 10.1021/acsami.9b22008.
- [10] A. Nainani, B. R. Bennett, J. B. Boos, and K. C. Saraswat, "Enhancing hole mobility in III-V semiconductors," J. Appl. Phys., vol. 111, May 2012, Art. no. 103706, doi: 10.1063/1.4718381.
- [11] Z. Yuan et al., "Antimonide-based heterostructure p-channel MOSFETs with ni-alloy source/drain," *IEEE Electron Device Lett.*, vol. 34, no. 11, pp. 1367–1369, Nov. 2013, doi: 10.1109/LED.2013.2280615.
- [12] A. Nainani *et al.*, "In<sub>x</sub>Ga<sub>1-x</sub>Sb channel p-metal-oxide-semiconductor field effect transistors: Effect of strain and heterostructure design," *J. Appl. Phys.*, vol. 110, May 2011, Art. no. 014503, doi: 10.1063/1.3600220.
- [13] Z. Yuan, A. Nainani, B. R. Bennett, J. B. Boos, M. G. Ancona, and K. C. Saraswat, "Heterostructure design and demonstration of InGaSb channel III-V CMOS transistors," in *Proc. Int. Semicond. Dev. Res. Symp.*, College Park, MD, USA, Dec. 2011, doi: 10.1109/ISDRS.2011.6135272.
- [14] K. Takei *et al.*, "Nanoscale InGaSb heterostructure membranes on Si substrates for high hole mobility transistors," *Nano Lett.*, vol. 12, pp. 2060–2066, Mar. 2012, doi: 10.1021/nl300228b.
- [15] M. Yokoyama, K. Nishi, S.-H. Kim, H. Yokoyama, M. Takenaka, and S. Takagi, "Self-aligned Ni-GaSb source/drain junctions for GaSb p-channel metal-oxide-semiconductor field-effect transistors," *Appl. Phys. Lett.*, vol. 114, Feb. 2014, Art. no. 093509, doi: 10.1063/1.4867262.
- [16] A. Nainani, T. Irisawa, B. R. Bennett, J. B. Boos, Y. Nishi, and K. C. Saraswat, "Optimization of the Al<sub>2</sub>O<sub>3</sub>/GaSb interface and a high-mobility GaSb pMOSFET," *IEEE Trans. Electron Devices*, vol. 58, no. 10, pp. 3407–3415, Oct. 2011, doi: 10.1109/TED.2011.2162732.
- [17] M. Xu, R. Wang, and P. D. Ye, "GaSb inversion-mode PMOSFETs with atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub> as gate dielectric," *IEEE Electron Device Lett.*, vol. 32, no. 7, pp. 883–885, Jul. 2011, doi: 10.1109/LED.2011.2143689.
- [18] K. Nishi et al., "Operation of the GaSb p-channel metal-oxidesemiconductor field-effect transistors fabricated on (111)A surfaces," Appl. Phys. Lett., vol. 105, Nov. 2014, Art. no. 233503, doi: 10.1063/1.4903837.
- [19] M. Yokoyama, C. Yokoyama, M. Takenaka, and S. Takagi, "Ultrathin body GaSb-on-insulator p-channel metal-oxide-semiconductor fieldeffect transistors on Si fabricated by direct wafer bonding," *Appl. Phys. Lett.*, vol. 106, Jan. 2015, Art. no. 073503, doi: 10.1063/1.4906922.
- [20] W. Li-Shu *et al.*, "GaSb p-channel metal-oxide-semiconductor field-effect transistors with Ni/Pt/Au source/drain ohmic contacts," *Chin. Phys. Lett.*, vol. 29, Jul. 2012, Art. no. 127303, doi: 10.1088/0256-307X/29/12/127303.
- [21] K. Nishi *et al.*, "High hole mobility front-gate InAs/InGaSb-OI single structure CMOS on Si," in *Proc. VLSI Symp.*, Kyoto, Japan, Jun. 2015, p. T174, doi: 10.1109/VLSIT.2015.7223667.
- [22] W. Lu et al., "10-nm fin-width InGaSb p-channel self-aligned FinFETs using antimonide-compatible digital etch," in *Proc. IEEE Electron Devices Meeting*, San Francisco, CA, USA, Dec. 2017, p. 433, 10.1109/IEDM.2017.8268412.

- [23] C. Yokoyama, C.-Y. Chang, M. Takenaka, and S. Takagi, "Pretreatment effects on high-k/In<sub>x</sub>Ga<sub>1-x</sub>As MOS interface properties and their physical model," *IEEE J. Electron Devices Soc.*, vol. 6, pp. 487–493, Apr. 2018, doi: 10.1109/JEDS.2017.2760344.
- [24] M. Yokoyama, H. Yokoyama, M. Takenaka, and S. Takagi, "Impact of interfacial InAs layers on Al<sub>2</sub>O<sub>3</sub>/GaSb metal-oxide-semiconductor interface properties," *Appl. Phys. Lett.*, vol. 106, Mar. 2015, Art. no. 122902, doi: 10.1063/1.4914453.
- [25] S. Kim *et al.*, "Experimental study on vertical scaling of InAs-on-insulator metal-oxide-semiconductor field-effect transistors," *Appl. Phys. Lett.*, vol. 104, June 2014, Art. no. 263507, doi: 10.1063/1.4885765.
- [26] S. Kim *et al.*, "Experimental study on electron mobility in In<sub>x</sub>Ga<sub>1-x</sub>As-on-insulator metal-oxide-semiconductor field-effect transistors with in content modulation and MOS interface buffer engineering," *IEEE Trans. Nanotechnol.*, vol. 12, no. 4, pp. 621–628, Jul. 2013, doi: 10.1109/TNANO.2013.2265435.
- [27] C. B. Zota, S.-H. Kim, M. Yokoyama, M. Takenaka, and S. Takagi, "Characterization of Ni–GaSb alloys formed by direct reaction of Ni with GaSb," *Appl. Phys. Exp.*, vol. 5, Jul. 2012, Art. no. 071201, doi: 10.1143/APEX.5.071201.
- [28] K. Nishi, M. Yokoyama, S.-H. Kim, H. Yokoyama, M. Takenaka, and S. Takagi, "Study on electrical properties of metal/GaSb junctions using metal-GaSb alloys," *J. Appl. Phys.*, vol. 115, Jan. 2014, Art. no. 034515, doi: 10.1063/1.4862486.
- [29] R. Suzuki et al., "1-nm-capacitance-equivalent-thickness HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/InGaAs metal-oxide-semiconductor structure with low interface trap density and low gate leakage current density," Appl. Phys. Lett., vol. 100, Feb. 2012, Art. no. 132906, doi: 10.1063/1.3698095.